

Data Sheet February 21, 2005 FN7186.4

### 12MHz Rail-to-Rail Input-Output Op Amps

The EL5120, EL5220, and EL5420 are low power, high voltage, rail-to-rail input-output amplifiers. The EL5120 contains a single amplifier, the EL5220 contains two amplifiers, and the EL5420 contains four amplifiers. Operating on supplies ranging from 5V to 15V, while consuming only 500μA per amplifier, the EL5120, EL5220, and EL5420 have a bandwidth of 12MHz (-3dB). They also provide common mode input ability beyond the supply rails, as well as rail-to-rail output capability. This enables these amplifiers to offer maximum dynamic range at any supply voltage.

The EL5120, EL5220, and EL5420 also feature fast slewing and settling times, as well as a high output drive capability of 30mA (sink and source). These features make these amplifiers ideal for use as voltage reference buffers in Thin Film Transistor Liquid Crystal Displays (TFT-LCD). Other applications include battery power, portable devices, and anywhere low power consumption is important.

The EL5420 is available in the space-saving 14-pin TSSOP package, the industry-standard 14-pin SO package, as well as the 16-pin QFN package. The EL5220 is available in the 8-pin MSOP package and the EL5120 is available in the 5-pin TSOT and 8-pin HMSOP packages. All feature a standard operational amplifier pin out. These amplifiers are specified for operation over the full -40°C to +85°C temperature range.

### Features

- · 12MHz -3dB bandwidth
- Supply voltage = 4.5V to 16.5V
- Low supply current (per amplifier) = 500µA
- High slew rate = 10V/µs
- · Unity-gain stable
- Beyond the rails input capability
- · Rail-to-rail output swing
- Ultra-small package
- Pb-Free available (RoHS compliant)

### **Applications**

- · TFT-LCD drive circuits
- · Electronics notebooks
- · Electronics games
- · Touch-screen displays
- · Personal communication devices
- · Personal digital assistants (PDA)
- · Portable instrumentation
- Sampling ADC amplifiers
- · Wireless LANs
- Office automation
- · Active filters
- ADC/DAC buffer

# **Ordering Information**


		TAPE &	
PART NUMBER	PACKAGE	REEL	PKG. DWG. #
EL5120IWT-T7	5-Pin TSOT	7" (3K pcs)	MDP0049
EL5120IWT-T7A	5-Pin TSOT	7" (250 pcs)	MDP0049
EL5120IWTZ-T7 (See Note)	5-Pin TSOT (Pb-Free)	7" (3K pcs)	MDP0049
EL5120IWTZ-T7A (See Note)	5-Pin TSOT (Pb-Free)	7" (250 pcs)	MDP0049
EL5120IYE	8-Pin HMSOP	-	MDP0050
EL5120IYE-T7	8-Pin HMSOP	7"	MDP0050
EL5120IYE-T13	8-Pin HMSOP	13"	MDP0050
EL5120IYEZ (See Note)	8-Pin HMSOP (Pb-Free)	-	MDP0050
EL5120IYEZ-T7 (See Note)	8-Pin HMSOP (Pb-Free)	7"	MDP0050
EL5120IYEZ-T13 (See Note)	8-Pin HMSOP (Pb-Free)	13"	MDP0050
EL5220CY	8-Pin MSOP	-	MDP0043
EL5220CY-T7	8-Pin MSOP	7"	MDP0043
EL5220CY-13	8-Pin MSOP	13"	MDP0043
EL5220CYZ (See Note)	8-Pin MSOP (Pb-Free)	-	MDP0043
EL5220CYZ-T7 (See Note)	8-Pin MSOP (Pb-Free)	7"	MDP0043
EL5220CYZ-T13 (See Note)	8-Pin MSOP (Pb-Free)	13"	MDP0043
EL5420CL	16-Pin QFN	-	MDP0046
EL5420CL-T7	16-Pin QFN	7"	MDP0046
EL5420CL-T13	16-Pin QFN	13"	MDP0046

# Ordering Information (Continued)

PART NUMBER	PACKAGE	TAPE &	PKG DWG #
FI 5420CL 7	16-Pin QFN	-	MDP0046
(See Note)	(Pb-free)		WIDT 0040
EL5420CLZ-T7	16-Pin QFN	7"	MDP0046
(See Note)	(Pb-free)		
EL5420CLZ-T13	16-Pin QFN	13"	MDP0046
(See Note)	(Pb-free)		
EL5420CS	14-Pin SO	-	MDP0027
EL5420CS-T7	14-Pin SO	7"	MDP0027
EL5420CS-T13	14-Pin SO	13"	MDP0027
EL5420CSZ	14-Pin SO	-	MDP0027
(See Note)	(Pb-free)		
EL5420CSZ-T7	14-Pin SO	7"	MDP0027
(See Note)	(Pb-free)		
EL5420CSZ-T13	14-Pin SO	13"	MDP0027
(See Note)	(Pb-free)		
EL5420CR	14-Pin TSSOP	-	MDP0044
EL5420CR-T7	14-Pin TSSOP	7"	MDP0044
EL5420CR-T13	14-Pin TSSOP	13"	MDP0044
EL5420CRZ	14-Pin TSSOP	-	MDP0044
(Note)	(Pb-Free)		
EL5420CRZ-T7	14-Pin TSSOP	7"	MDP0044
(Note)	(Pb-Free)		
EL5420CRZ-T13	14-Pin TSSOP	13"	MDP0044
(Note)	(Pb-Free)		

NOTE: Intersil Pb-free products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.


## **Pinouts**




EL5120

(5-PIN TSOT)

**TOP VIEW** 





## EL5120, EL5220, EL5420

# **Absolute Maximum Ratings** $(T_A = 25$ °C)

Supply Voltage between V <sub>S</sub> + and V <sub>S</sub> +18V	Storage Temperature65°C to +150°C
Input Voltage	Ambient Operating Temperature40°C to +85°C
Maximum Continuous Output Current	Power Dissipation See Curves
Maximum Die Temperature	

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typ values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore:  $T_J = T_C = T_A$ 

# $\textbf{Electrical Specifications} \qquad \text{V}_{S^+} = +5 \text{V}, \ \text{V}_{S^-} = -5 \text{V}, \ \text{R}_L = 10 \text{k}\Omega \ \text{and} \ \text{C}_L = 10 \text{pF to 0V}, \ \text{T}_A = 25 ^{\circ}\text{C}, \ \text{unless otherwise specified}.$

PARAMETER	DESCRIPTION	CONDITIONS	MIN	TYP	MAX	UNIT
INPUT CHARAC	CTERISTICS		'	•	'	
V <sub>OS</sub>	Input Offset Voltage	V <sub>CM</sub> = 0V		2	12	mV
TCVOS	Average Offset Voltage Drift	(Note 1)		5		μV/°C
I <sub>B</sub>	Input Bias Current	V <sub>CM</sub> = 0V		2	50	nA
R <sub>IN</sub>	Input Impedance			1		GΩ
C <sub>IN</sub>	Input Capacitance			1.35		pF
CMIR	Common-Mode Input Range		-5.5		+5.5	V
CMRR	Common-Mode Rejection Ratio	for V <sub>IN</sub> from -5.5V to +5.5V	50	70		dB
A <sub>VOL</sub>	Open Loop Gain	$-4.5V \le V_{OUT} \le +4.5V$	75	95		dB
OUTPUT CHAR	ACTERISTICS		·		•	1
V <sub>OL</sub>	Output Swing Low	I <sub>L</sub> = -5mA		-4.92	-4.85	V
V <sub>OH</sub>	Output Swing High	I <sub>L</sub> = 5mA	4.85	4.92		V
I <sub>SC</sub>	Short Circuit Current			±120		mA
I <sub>OUT</sub>	Output Current			±30		mA
POWER SUPPL	Y PERFORMANCE		<u>'</u>		•	
PSRR	Power Supply Rejection Ratio	V <sub>S</sub> is moved from ±2.25V to ±7.75V	60	80		dB
I <sub>S</sub>	Supply Current (Per Amplifier)	No load		500	750	μA
DYNAMIC PERI	FORMANCE		•			ı
SR	Slew Rate (Note 2)	$-4.0V \le V_{OUT} \le +4.0V$ , 20% to 80%		10		V/µs
t <sub>S</sub>	Settling to +0.1% (A <sub>V</sub> = +1)	$(A_V = +1), V_O = 2V \text{ step}$		500		ns
BW	-3dB Bandwidth	$R_L$ = 10kΩ, $C_L$ = 10pF		12		MHz
GBWP	Gain-Bandwidth Product	$R_L = 10k\Omega$ , $C_L = 10pF$		8		MHz
PM	Phase Margin	$R_L = 10k\Omega$ , $C_L = 10 pF$		50		0
CS	Channel Separation	f = 5MHz (EL5220 & EL5420 only)		75		dB

#### NOTES:

- 1. Measured over operating temperature range
- 2. Slew rate is measured on rising and falling edges

# EL5120, EL5220, EL5420

 $\textbf{Electrical Specifications} \qquad \text{V}_S + = +5 \text{V}, \ \text{V}_{S^-} = 0 \text{V}, \ \text{R}_L = 10 \text{k}\Omega \ \text{and} \ \text{C}_L = 10 \text{pF to } 2.5 \text{V}, \ \text{T}_A = 25 ^{\circ}\text{C}, \ \text{unless otherwise specified}.$ 

PARAMETER	DESCRIPTION	CONDITIONS	MIN	TYP	MAX	UNIT
INPUT CHARAC	CTERISTICS	·	<b>'</b>	U.	Į.	Į.
Vos	Input Offset Voltage	V <sub>CM</sub> = 2.5V		2	10	mV
TCV <sub>OS</sub>	Average Offset Voltage Drift	(Note 1)		5		μV/°C
I <sub>B</sub>	Input Bias Current	V <sub>CM</sub> = 2.5V		2	50	nA
R <sub>IN</sub>	Input Impedance			1		GΩ
C <sub>IN</sub>	Input Capacitance			1.35		pF
CMIR	Common-Mode Input Range		-0.5		+5.5	V
CMRR	Common-Mode Rejection Ratio	for V <sub>IN</sub> from -0.5V to +5.5V	45	66		dB
A <sub>VOL</sub>	Open Loop Gain	$0.5V \le V_{OUT} \le +4.5V$	75	95		dB
OUTPUT CHAR	ACTERISTICS					
V <sub>OL</sub>	Output Swing Low	I <sub>L</sub> = -5mA		80	150	mV
V <sub>OH</sub>	Output Swing High	I <sub>L</sub> = +5mA	4.85	4.92		V
I <sub>SC</sub>	Short Circuit Current			±120		mA
I <sub>OUT</sub>	Output Current			±30		mA
POWER SUPPL	Y PERFORMANCE					
PSRR	Power Supply Rejection Ratio	V <sub>S</sub> is moved from 4.5V to 15.5V	60	80		dB
Is	Supply Current (Per Amplifier)	No load		500	750	μΑ
DYNAMIC PER	FORMANCE				1	
SR	Slew Rate (Note 2)	$1V \le V_{OUT} \le 4V$ , 20% to 80%		10		V/µs
t <sub>S</sub>	Settling to +0.1% (A <sub>V</sub> = +1)	(A <sub>V</sub> = +1), V <sub>O</sub> = 2V step		500		ns
BW	-3dB Bandwidth	$R_L = 10k\Omega$ , $C_L = 10pF$		12		MHz
GBWP	Gain-Bandwidth Product	$R_L$ = 10 kΩ, $C_L$ = 10pF		8		MHz
PM	Phase Margin	$R_L$ = 10 kΩ, $C_L$ = 10 pF		50		0
CS	Channel Separation	f = 5MHz (EL5220 & EL5420 only)		75		dB

### NOTES:

- 1. Measured over operating temperature range
- 2. Slew rate is measured on rising and falling edges

# EL5120, EL5220, EL5420

# $\textbf{Electrical Specifications} \qquad \text{V}_{S} + \text{= +15V}, \text{ V}_{S} - \text{= 0V}, \text{ R}_{L} = \text{10k}\Omega \text{ and C}_{L} = \text{10pF to 7.5V}, \text{ T}_{A} = \text{25}^{\circ}\text{C}, \text{ unless otherwise specified}.$

PARAMETER	DESCRIPTION	CONDITIONS	MIN	TYP	MAX	UNIT
INPUT CHARA	CTERISTICS		•	'	'	l
Vos	Input Offset Voltage	V <sub>CM</sub> = 7.5V		2	14	mV
TCV <sub>OS</sub>	Average Offset Voltage Drift	(Note 1)		5		μV/°C
I <sub>B</sub>	Input Bias Current	V <sub>CM</sub> = 7.5V		2	50	nA
R <sub>IN</sub>	Input Impedance			1		GΩ
C <sub>IN</sub>	Input Capacitance			1.35		pF
CMIR	Common-Mode Input Range		-0.5		+15.5	V
CMRR	Common-Mode Rejection Ratio	for V <sub>IN</sub> from -0.5V to +15.5V	53	72		dB
A <sub>VOL</sub>	Open Loop Gain	$0.5V \le V_{OUT} \le 14.5V$	75	95		dB
OUTPUT CHAR	ACTERISTICS					
V <sub>OL</sub>	Output Swing Low	I <sub>L</sub> = -5mA		80	150	mV
V <sub>OH</sub>	Output Swing High	I <sub>L</sub> = +5mA	14.85	14.92		V
I <sub>SC</sub>	Short Circuit Current			±120		mA
I <sub>OUT</sub>	Output Current			±30		mA
POWER SUPPL	Y PERFORMANCE					!
PSRR	Power Supply Rejection Ratio	V <sub>S</sub> is moved from 4.5V to 15.5V	60	80		dB
Is	Supply Current (Per Amplifier)	No load		500	750	μΑ
DYNAMIC PER	FORMANCE			•	•	
SR	Slew Rate (Note 2)	$1V \le V_{OUT} \le 14V$ , 20% to 80%		10		V/µs
t <sub>S</sub>	Settling to +0.1% (A <sub>V</sub> = +1)	$(A_V = +1), V_O = 2V \text{ step}$		500		ns
BW	-3dB Bandwidth	$R_L = 10k\Omega$ , $C_L = 10pF$		12		MHz
GBWP	Gain-Bandwidth Product	$R_L = 10k\Omega$ , $C_L = 10pF$		8		MHz
PM	Phase Margin	$R_L = 10k\Omega$ , $C_L = 10 pF$		50		0
CS	Channel Separation	f = 5MHz (EL5220 & EL5420 only)		75		dB

### NOTES:

- 1. Measured over operating temperature range
- 2. Slew rate is measured on rising and falling edges

# **Typical Performance Curves**




FIGURE 1. EL5420 INPUT OFFSET VOLTAGE DISTRIBUTION




FIGURE 3. INPUT OFFSET VOLTAGE vs TEMPERATURE




FIGURE 5. OUTPUT HIGH VOLTAGE vs TEMPERATURE




FIGURE 2. EL5420 INPUT OFFSET VOLTAGE DRIFT




FIGURE 4. INPUT BIAS CURRENT vs TEMPERATURE




FIGURE 6. OUTPUT LOW VOLTAGE vs TEMPERATURE

intersil

# Typical Performance Curves (Continued)




FIGURE 7. OPEN LOOP GAIN vs TEMPERATURE




FIGURE 9. EL5420 SUPPLY CURRENT PER AMPLIFIER vs TEMPERATURE




FIGURE 11. OPEN LOOP GAIN AND PHASE vs FREQUENCY




FIGURE 8. SLEW RATE vs TEMPERATURE




FIGURE 10. EL5420 SUPPLY CURRENT PER AMPLIFIER vs SUPPLY VOLTAGE




FIGURE 12. FREQUENCY RESPONSE FOR VARIOUS RL

intersil

## Typical Performance Curves (Continued)




FIGURE 13. FREQUENCY RESPONSE FOR VARIOUS  $\mathbf{C}_{\mathsf{L}}$ 




FIGURE 15. MAXIMUM OUTPUT SWING vs FREQUENCY




FIGURE 17. PSRR vs FREQUENCY




FIGURE 14. CLOSED LOOP OUTPUT IMPEDANCE vs FREQUENCY




FIGURE 16. CMRR vs FREQUENCY




FIGURE 18. INPUT VOLTAGE NOISE SPECTRAL DENSITY vs FREQUENCY

## Typical Performance Curves (Continued)




FIGURE 19. TOTAL HARMONIC DISTORTION + NOISE vs FREQUENCY




FIGURE 21. SMALL SIGNAL OVERSHOOT VS LOAD CAPACITANCE




FIGURE 23. LARGE SIGNAL TRANSIENT RESPONSE




FIGURE 20. CHANNEL SEPARATION vs FREQUENCY RESPONSE




FIGURE 22. SETTLING TIME vs STEP SIZE




FIGURE 24. SMALL SIGNAL TRANSIENT RESPONSE

# Pin Descriptions

EL5120	EL5220	EL5420	PIN NAME	PIN FUNCTION	EQUIVALENT CIRCUIT
1	1	1	VOUTA	Amplifier A Output	V <sub>S+</sub> V <sub>S+</sub> V <sub>S-</sub> CIRCUIT 1
4	2	2	VINA-	Amplifier A Inverting Input	V <sub>S+</sub> V <sub>S+</sub> V <sub>S-</sub> CIRCUIT 2
3	3	3	VINA+	Amplifier A Non-Inverting Input	(Reference Circuit 2)
5	8	4	VS+	Positive Power Supply	
	5	5	VINB+	Amplifier B Non-Inverting Input	(Reference Circuit 2)
	6	6	VINB-	Amplifier B Inverting Input	(Reference Circuit 2)
	7	7	VOUTB	Amplifier B Output	(Reference Circuit 1)
		8	VOUTC	Amplifier C Output	(Reference Circuit 1)
		9	VINC-	Amplifier C Inverting Input	(Reference Circuit 2)
		10	VINC+	Amplifier C Non-Inverting Input	(Reference Circuit 2)
2	4	11	VS-	Negative Power Supply	
		12	VIND+	Amplifier D Non-Inverting Input	(Reference Circuit 2)
		13	VIND-	Amplifier D Inverting Input	(Reference Circuit 2)
		14	VOUTD	Amplifier D Output	(Reference Circuit 1)

## **Applications Information**

### **Product Description**

The EL5120, EL5220, and EL5420 voltage feedback amplifiers are fabricated using a high voltage CMOS process. They exhibit rail-to-rail input and output capability, they are unity gain stable, and have low power consumption (500µA per amplifier). These features make the EL5120, EL5220, and EL5420 ideal for a wide range of generalpurpose applications. Connected in voltage follower mode and driving a load of  $10k\Omega$  and 12pF, the EL5120, EL5220, and EL5420 have a -3dB bandwidth of 12MHz while maintaining a 10V/µs slew rate. The EL5120 is a single amplifier, the EL5220 is a dual amplifier, and the EL5420 is a quad amplifier.

### Operating Voltage, Input, and Output

The EL5120, EL5220, and EL5420 are specified with a single nominal supply voltage from 5V to 15V or a split supply with its total range from 5V to 15V. Correct operation is guaranteed for a supply range of 4.5V to 16.5V. Most EL5120, EL5220, and EL5420 specifications are stable over both the full supply range and operating temperatures of -40°C to +85°C. Parameter variations with operating voltage and/or temperature are shown in the typical performance curves.

The input common-mode voltage range of the EL5120, EL5220, and EL5420 extends 500mV beyond the supply rails. The output swings of the EL5120, EL5220, and EL5420 typically extend to within 80mV of positive and negative supply rails with load currents of 5mA. Decreasing load currents will extend the output voltage range even closer to the supply rails. Figure 25 shows the input and

output waveforms for the device in the unity-gain configuration. Operation is from  $\pm 5 \text{V}$  supply with a  $10 \text{k}\Omega$  load connected to GND. The input is a  $10 \text{V}_{\text{P-P}}$  sinusoid. The output voltage is approximately  $9.985 \text{V}_{\text{P-P}}$ .




FIGURE 25. OPERATION WITH RAIL-TO-RAIL INPUT AND OUTPUT

#### Short Circuit Current Limit

The EL5120, EL5220, and EL5420 will limit the short circuit current to ±120mA if the output is directly shorted to the positive or the negative supply. If an output is shorted indefinitely, the power dissipation could easily increase such that the device may be damaged. Maximum reliability is maintained if the output continuous current never exceeds ±30mA. This limit is set by the design of the internal metal interconnects.

#### **Output Phase Reversal**

The EL5120, EL5220, and EL5420 are immune to phase reversal as long as the input voltage is limited from ( $V_S$ -) -0.5V to ( $V_S$ +) +0.5V. Figure 26 shows a photo of the output of the device with the input voltage driven beyond the supply rails. Although the device's output will not change phase, the input's overvoltage should be avoided. If an input voltage exceeds supply voltage by more than 0.6V, electrostatic protection diodes placed in the input stage of the device begin to conduct and overvoltage damage could occur.




FIGURE 26. OPERATION WITH BEYOND-THE-RAILS INPUT

### **Power Dissipation**

With the high-output drive capability of the EL5120, EL5220, and EL5420 amplifiers, it is possible to exceed the 125°C "absolute-maximum junction temperature" under certain load

current conditions. Therefore, it is important to calculate the maximum junction temperature for the application to determine if load conditions need to be modified for the amplifier to remain in the safe operating area.

The maximum power dissipation allowed in a package is determined according to:

$$P_{DMAX} = \frac{T_{JMAX} - T_{AMAX}}{\Theta_{1\Delta}}$$

where:

- T<sub>JMAX</sub> = Maximum junction temperature
- T<sub>AMAX</sub> = Maximum ambient temperature
- $\theta_{JA}$  = Thermal resistance of the package
- P<sub>DMAX</sub> = Maximum power dissipation in the package

The maximum power dissipation actually produced by an IC is the total quiescent supply current times the total power supply voltage, plus the power in the IC due to the loads, or:

$$P_{DMAX} = \Sigma i \times [V_S \times I_{SMAX} + (V_S + -V_{OUT}i) \times I_{LOAD}i]$$

when sourcing, and:

$$P_{DMAX} = \Sigma i \times [V_S \times I_{SMAX} + (V_{OUT}i - V_{S}) \times I_{LOAD}i]$$

when sinking.

where:

- i = 1 to 2 for dual and 1 to 4 for quad
- V<sub>S</sub> = Total supply voltage
- I<sub>SMAX</sub> = Maximum supply current per amplifier
- V<sub>OUT</sub>i = Maximum output voltage of the application
- I<sub>LOAD</sub>i = Load current

If we set the two  $P_{DMAX}$  equations equal to each other, we can solve for  $R_{LOAD}$ i to avoid device overheat. Figures 27 and 28 provide a convenient way to see if the device will overheat. The maximum safe power dissipation can be found graphically, based on the package type and the ambient temperature. By using the previous equation, it is a simple matter to see if  $P_{DMAX}$  exceeds the device's power derating curves. To ensure proper operation, it is important to observe the recommended derating curves in Figures 27 and 28.




FIGURE 27. PACKAGE POWER DISSIPATION VS AMBIENT TEMPERATURE




FIGURE 28. PACKAGE POWER DISSIPATION VS AMBIENT TEMPERATURE

#### **Unused Amplifiers**

It is recommended that any unused amplifiers in a dual and a quad package be configured as a unity gain follower. The inverting input should be directly connected to the output and the non-inverting input tied to the ground plane.

#### **Driving Capacitive Loads**

The EL5120, EL5220, and EL5420 can drive a wide range of capacitive loads. As load capacitance increases, however, the -3dB bandwidth of the device will decrease and the peaking increase. The amplifiers drive 10pF loads in parallel with 10k $\Omega$  with just 1.5dB of peaking, and 100pF with 6.4dB of peaking. If less peaking is desired in these applications, a small series resistor (usually between  $5\Omega$  and  $50\Omega$ ) can be placed in series with the output. However, this will obviously reduce the gain slightly. Another method of reducing peaking is to add a "snubber" circuit at the output. A snubber is a shunt load consisting of a resistor in series with a capacitor. Values of  $150\Omega$  and 10nF are typical. The advantage of a snubber is that it does not draw any DC load current or reduce the gain

# Power Supply Bypassing and Printed Circuit Board Layout

The EL5120, EL5220, and EL5420 can provide gain at high frequency. As with any high-frequency device, good printed circuit board layout is necessary for optimum performance. Ground plane construction is highly recommended, lead lengths should be as short as possible and the power supply pins must be well bypassed to reduce the risk of oscillation. For normal single supply operation, where the  $V_S$ - pin is connected to ground, a  $0.1\mu F$  ceramic capacitor should be placed from  $V_S+$  to pin to  $V_S$ - pin. A  $4.7\mu F$  tantalum capacitor should then be connected in parallel, placed in the region of the amplifier. One  $4.7\mu F$  capacitor may be used for multiple devices. This same capacitor combination should be placed at each supply pin to ground if split supplies are to be used.

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com