

February 1984 Revised January 1999

# MM74HCT74 Dual D-Type Flip-Flop with Preset and Clear

#### **General Description**

The MM74HCT74 utilizes advanced silicon-gate CMOS technology to achieve operation speeds similar to the equivalent LS-TTL part. It possesses the high noise immunity and low power consumption of standard CMOS integrated circuits, along with the ability to drive 10 LS-TTL loads.

This flip-flop has independent data, preset, clear, and clock inputs and Q and  $\overline{\mathbf{Q}}$  outputs. The logic level present at the data input is transferred to the output during the positive-going transition of the clock pulse. Preset and clear are independent of the clock and accomplished by a low level at the appropriate input.

The 74HCT logic family is functionally and pin-out compatible with the standard 74LS logic family. All inputs are pro-

tected from damage due to static discharge by internal diode clamps to  $V_{CC}$  and ground.

MM74HCT devices are intended to interface between TTL and NMOS components and standard CMOS devices. These parts are also plug-in replacements for LS-TTL devices and can be used to reduce power consumption in existing designs.

#### **Features**


- Typical propagation delay: 20 ns
- Low quiescent current: 40 µA maximum (74HCT Series)
- Low input current: 1 µA maximum
- Fanout of 10 LS-TTL loads
- Meta-stable hardened

#### **Ordering Code:**

Order Number	Package Number	Package Description
MM74HCT74M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150" Narrow
MM74HCT74SJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
M74HCT74MTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
MM74HCT74N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

#### **Connection Diagram**



#### **Truth Table**

Inputs				Out	puts
PR	CLR	CLK	D	Q	Q
L	Н	Х	Χ	Н	L
Н	L	X	Χ	L	Н
L	L	X	Χ	H (Note 1)	H (Note 1)
Н	Н	$\uparrow$	Н	Н	L
Н	Н	$\uparrow$	L	L	Н
Н	Н	L	X	Q0	Q0

 $\mathsf{Q0}=\mathsf{the}$  level of  $\mathsf{Q}$  before the indicated input conditions were established.

Note 1: This configuration is nonstable; that is, it will not persist when preset and clear inputs return to their inactive (HIGH) level.

### Absolute Maximum Ratings(Note 2)

(Note 3)

Supply Voltage (V <sub>CC</sub> )	-0.5 to +7.0V
DC Input Voltage (V <sub>IN</sub> )	$-1.5$ to $V_{CC}$ +1.5 $V$
DC Output Voltage (V <sub>OUT</sub> )	$-0.5$ to $V_{CC}$ $+0.5V$
Clamp Diode Current (I <sub>IK</sub> , I <sub>OK</sub> )	±20 mA
DC Output Current, per pin (I <sub>OUT</sub> )	±25 mA
DC $V_{CC}$ or GND Current, per pin ( $I_{CC}$ )	±50 mA
Storage Temperature Range (T <sub>STG</sub> )	-65°C to +150°C
Power Dissipation (P <sub>D</sub> )	
(Note 4)	600 mW
S.O. Package only	500 mW

Lead Temperature ( $T_L$ ) (Soldering 10 seconds) 260°C

## Recommended Operating Conditions

	Min	Max	Units
Supply Voltage (V <sub>CC</sub> )	4.5	5.5	V
DC Input or Output Voltage			
$(V_{IN}, V_{OUT})$	0	$V_{CC}$	V
Operating Temperature Range (T <sub>A</sub> )	-40	+85	°C
Input Rise or Fall Times			
$(t_r, t_f)$		500	ns
Note 2: Absolute Maximum Patings are those	values her	ond which	h dam-

**Note 2:** Absolute Maximum Ratings are those values beyond which dam age to the device may occur.

Note 3: Unless otherwise specified all voltages are referenced to ground.

Note 4: Power Dissipation temperature derating — plastic "N" package: –
12 mW/°C from 65°C to 85°C.

#### **DC Electrical Characteristics**

 $V_{CC} = 5V \pm \! 10\%$  (unless otherwise specified)

Symbol	Parameter	Parameter Conditions	T <sub>A</sub> =	= 25°C	$T_A = -40^{\circ} \text{ to } 85^{\circ}\text{C}$	T <sub>A</sub> = -55 to 125°C	Units
Symbol	rarameter		imits	Office			
V <sub>IH</sub>	Minimum HIGH Level			2.0	2.0	2.0	V
	Input Voltage						
V <sub>IL</sub>	Maximum LOW Level			0.8	0.8	0.8	V
	Input Voltage						
V <sub>OH</sub>	Minimum HIGH Level	$V_{IN} = V_{IH}$ or $V_{IL}$					
	Output Voltage	$ I_{OUT}  = 20 \mu A$	$V_{CC}$	V <sub>CC</sub> - 0.1	V <sub>CC</sub> - 0.1	V <sub>CC</sub> - 0.1	V
		$ I_{OUT}  = 4.0 \text{ mA}, V_{CC} = 4.5 \text{V}$	4.2	3.98	3.84	3.7	V
		$ I_{OUT}  = 4.8 \text{ mA}, V_{CC} = 5.5 \text{V}$	5.2	4.98	4.84	4.7	V
V <sub>OL</sub>	Maximum LOW Level	$V_{IN} = V_{IH}$ or $V_{IL}$					
	Voltage	$ I_{OUT}  = 20 \mu A$	0	0.1	0.1	0.1	V
		$ I_{OUT}  = 4.0 \text{ mA}, V_{CC} = 4.5 \text{V}$	0.2	0.26	0.33	0.4	V
		$ I_{OUT}  = 4.8 \text{ mA}, V_{CC} = 5.5 \text{V}$	0.2	0.26	0.33	0.4	V
I <sub>IN</sub>	Maximum Input	$V_{IN} = V_{CC}$ or GND,		±0.0.5	±0.5	±1.0	μΑ
	Current	V <sub>IH</sub> or V <sub>IL</sub>					
I <sub>CC</sub>	Maximum Quiescent	V <sub>IN</sub> = V <sub>CC</sub> or GND					
	Supply Current	$I_{OUT} = 0 \mu A$		2.0	20	80	μΑ
		V <sub>IN</sub> = 2.4V or 0.5V (Note 5)		0.3	0.4	0.5	mA

Note 5: This is measured per pin. All other inputs are held at V<sub>CC</sub> Ground.

#### **AC Electrical Characteristics**

 $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$ ,  $C_L = 15$  pF,  $t_r = t_f = 6$  ns


Symbol	Parameter	Conditions	Tun	Guaranteed	Units
		Conditions	Тур	Limit	
f <sub>MAX</sub>	Maximum Operating		50	30	MHz
	Frequency from Clock				
	to Q or $\overline{Q}$				
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation		18	30	ns
	Delay Clock to Q or Q				
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation		18	30	ns
	Delay from Preset or				
	Clear to Q or Q				
t <sub>REM</sub>	Minimum Removal Time,			20	ns
	Preset or Clear to Clock				
t <sub>S</sub>	Minimum Setup Time			20	ns
	Data to Clock				
t <sub>H</sub>	Minimum Hold Time		-3	0	ns
	Clock to Data				
t <sub>W</sub>	Minimum Pulse Width		8	16	ns
	Clock, Preset or Clear				

#### **AC Electrical Characteristics**

 $\rm V_{CC} = 5.0V \pm 10\%, \ C_L = 50 \ pF, \ t_f = t_f = 6 \ ns$  unless otherwise specified


Symbol	Parameter	Conditions	T <sub>A</sub> = 25°C		$T_A = -40^{\circ} \text{ to } +85^{\circ}\text{C}$	Units
Cymbol	i arameter	Conditions	Тур	Gua	ranteed Limits	Onito
f <sub>MAX</sub>	Maximum Operating			27	21	MHz
	Frequency					
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation		21	35	44	ns
	Delay from Clock to					
	Q or $\overline{Q}$					
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation		21	35	44	ns
	Delay from Preset or					
	Clear to Q or Q					
t <sub>REM</sub>	Minimum Removal Time			20	25	ns
	Preset or Clear to Clock					
t <sub>S</sub>	Minimum Setup Time			20	25	ns
	Data to Clock					
t <sub>H</sub>	Minimum Hold Time		-3	0	0	ns
	Clock to Data					
t <sub>W</sub>	Minimum Pulse Width		9	16	20	ns
	Clock, Preset or Clear					
t <sub>r</sub> , t <sub>f</sub>	Maximum Clock Input			500	500	ns
	Rise and Fall Time					
t <sub>THL</sub> , t <sub>TLH</sub>	Maximum Output			15	19	ns
	Rise and Fall Time					
C <sub>PD</sub>	Power Dissipation	(per flip-flop)	10			pF
	Capacitance (Note 6)					
C <sub>IN</sub>	Maximum Input		5	10	10	pF
	Capacitance					


Note 6:  $C_{PD}$  determines the no load dynamic power consumption,  $P_D = C_{PD} \ V_{CC}^2 \ f + I_{CC} \ V_{CC}$ , and the no load dynamic current consumption,  $I_S = C_{PD} \ V_{CC} \ f + I_{CC}$ .





#### Physical Dimensions inches (millimeters) unless otherwise noted (Continued)

14LD, TSSOP, JEDEC MO-153, 4.4MM WIDE











#### NOTES

- A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION ABJREF NOTE 6, DATED 7/93
- B. DIMENSIONS ARE IN MILLIMETERS
- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS



14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC14



## 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N14A

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com