# Two Pair, N- and P-Channel Enhancement-Mode MOSFET with Drain-Diodes

#### **Features**

- ► High voltage Vertical DMOS technology
- ► Integrated drain output high voltage diodes
- ► Integrated gate-to-source resistor
- ► Integrated gate-to-source Zener diode
- ► Low threshold, Low on-resistance
- ► Low input & output capacitance
- ► Fast switching speeds
- ► Electrically isolated N- and P-MOSFET pairs

#### **Applications**


- High voltage pulsers
- Amplifiers
- Buffers
- Piezoelectric transducer drivers
- ► General purpose line drivers
- ▶ Logic level interfaces

#### **General Description**

The Supertex TC7920 consists of two pairs of high voltage, low threshold N-channel and P-channel MOSFETs in a 12-Lead DFN package. All MOSFETs have integrated the output drain high voltage diodes, gate-to-source resistors and gate-to-source Zener diode clamps which are desired for high voltage pulser applications. The complimentary, high-speed, high voltage, gate-clamped N and P-channel MOSFET pairs utilize an advanced vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces a device with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices.

Characteristic of all MOS structures, these devices are free from thermal runaway and thermally induced secondary breakdown. Supertex's vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where very low threshold voltage, high breakdown voltage, high input impedance, low input and output capacitance, and fast switching speeds are desired.

## **Typical Application Circuit**



**Ordering Information** 

Part Number	Package Option	Packing
TC7920K6-G	12-Lead DFN	3000/Reel

## **Absolute Maximum Ratings**

Parameter	Value
Drain-to-source voltage	BV <sub>DSS</sub>
Drain-to-gate voltage	BV <sub>DGS</sub>
Operating and storage temperature	-55°C to +150°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.

## **Typical Thermal Resistance**

Package	$oldsymbol{ heta}_{ja}$
12-Lead DFN	42°C/W


Note:

1.0oz, 4-layer, 3"x4" PCB.

## **Product Summary**

BV <sub>DSS</sub>	/BV <sub>DGS</sub>	R <sub>DS(ON)</sub> (max)				
N-Channel	N-Channel P-Channel		P-Channel			
200V	-200V	7.0Ω	8.0Ω			

## **Pin Configuration**



12-Lead DFN (top view)

# **Package Marking**



Y = Last Digit of Year Sealed W = Code for Week Sealed L = Lot Number

\_\_ = "Green" Packaging

Package may or may not include the following marks: Si or

12-Lead DFN



## **Drain Output Diodes**

Sym	Parameter	Min	Тур	Max	Unit	Condition
$V_R$	Breakdown voltage	200	-	-	V	I <sub>R</sub> = 100μA
VF	Forward voltage	-	1.25	-	V	I <sub>F</sub> = 100mA
I <sub>FM</sub>	Park forward current	-	3.0	-	Α	Pulse width = 1.0µs, D% = 1%, One diode
	Reverse current	-	1.0	-		V <sub>R</sub> = 100 V, T <sub>A</sub> = 25°C
l <sub>R</sub>		-	100	-	μA	V <sub>R</sub> = 100 V, T <sub>A</sub> = 125°C
t <sub>rr</sub>	Reverse recovery time	-	1.0	-	μs	$I_F = I_R = 10 \text{mA}, I_{RR} = 1.0 \text{ mA}, R_L = 100 \Omega$

# **Pin Description**

Pin#	Function	Description	Pin#	Function	Description	
1	GN1	Gate of N-MOSFET 1	7	DP2	Drain of P-MOSFET 2	
2	0   0   0   0   0   0   0   0   0		8 DN2 Drain of N-MOSF		Drain of N-MOSFET 2	
3			9 SP1 Source o		Source of P-MOSFET 1	
4	SN2	Source of N-MOSFET 2	10	DP1	Drain of P-MOSFET 1	
5	GP2	Gate of P-MOSFET 2	11	DN1	Drain of N-MOSFET 1	
6 SP2		Source of P-MOSFET 2 12		SN1	Source of N-MOSFET 1	
Thermal Pad		Die attachment substrate, must be grounded externally				


# **N-Channel Electrical Characteristics** ( $T_A = 25$ °C unless otherwise specified)

Sym	Parameter	Min	Тур	Max	Units	Conditions	
BV <sub>DSS</sub>	Drain-to-source breakdown voltage	200	-	-	V	$V_{GS} = 0V, I_{D} = 2.0 \text{mA}$	
V <sub>GS(th)</sub>	Gate threshold voltage	1.0	-	2.4	V	$V_{GS} = V_{DS}$ , $I_{D} = 1.0$ mA	
$\Delta V_{GS(th)}$	Change in V <sub>GS(th)</sub> with temperature	-	-	-4.5	mV/°C	$V_{GS} = V_{DS}$ , $I_{D} = 1.0$ mA	
R <sub>gs</sub>	Gate-to-source shunt resistor	10	-	50	ΚΩ	I <sub>GS</sub> = 100μA	
VZ <sub>GS</sub>	Gate-to-source Zener voltage	13.2	-	25	V	I <sub>GS</sub> = 2.0mA	
	-		-	10.0	μA	$V_{DS}$ = Max rating, $V_{GS}$ = 0V	
I <sub>DSS</sub>	Zero gate voltage drain current	-	-	1.0	mA	$V_{DS} = 0.8$ Max Rating, $V_{GS} = 0V$ , $T_A = 125^{\circ}C$	
	On-state drain current	0.9	-	-	Α	$V_{GS} = 5.0V, V_{DS} = 25V$	
I <sub>D(ON)</sub>		2.0	-	-	_ A	V <sub>GS</sub> = 10V, V <sub>DS</sub> = 50V	
В	Static drain-to-source on-state resistance	_	-	13	Ω	$V_{GS} = 5.0V, I_{D} = 150mA$	
R <sub>DS(ON)</sub>		-	-	10		V <sub>GS</sub> = 10V, I <sub>D</sub> = 1.0A	
$\Delta R_{DS(ON)}$	Change in R <sub>DS(ON)</sub> with temperature	-	-	1.0	%/°C	V <sub>GS</sub> = 5.0V, I <sub>D</sub> =150mA	
G <sub>FS</sub>	Forward transconductance	300	-	-	mmho	V <sub>DS</sub> = 25V, I <sub>D</sub> = 500mA	
C <sub>ISS</sub>	Input capacitance	-	52	-		V <sub>GS</sub> = 0V,	
C <sub>oss</sub>	Common source output capacitance	-	6.9	-	pF	$V_{DS} = 25V$ ,	
C <sub>RSS</sub>	Reverse transfer capacitance	-	1.3	-		f = 1.0MHz	
t <sub>d(ON)</sub>	Turn-on delay time	-	-	10			
t <sub>r</sub>	Rise time	-	-	15		V <sub>DD</sub> =25V,	
t <sub>d(OFF)</sub>	Turn-off delay time	-	-	20	ns	$I_{D} = 1.0A,$ $R_{GEN} = 25\Omega$	
t <sub>f</sub>	Fall time		-	15		GEN	
V <sub>SD</sub>	Diode forward voltage drop	-	-	1.8	V	V <sub>GS</sub> = 0V, I <sub>SD</sub> = 500mA	
t <sub>rr</sub>	Reverse recovery time	-	300	-	ns	V <sub>GS</sub> = 0V, I <sub>SD</sub> = 500mA	

#### Notes:

- 1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
- 2. All A.C. parameters sample tested.

# **N-Channel Switching Waveforms and Test Circuit**




# P-Channel Electrical Characteristics (T<sub>A</sub> = 25°C unless otherwise specified)

Sym	Parameter	Min	Тур	Max	Units	Conditions
BV <sub>DSS</sub>	Drain-to-source breakdown voltage	-200	-	-	V	$V_{GS} = 0V$ , $I_D = -2.0$ mA
V <sub>GS(th)</sub>	Gate threshold voltage	-1.0	-	-2.4	V	$V_{GS} = V_{DS}$ , $I_{D} = -1.0$ mA
$\Delta V_{GS(th)}$	Change in V <sub>GS(th)</sub> with temperature	-	-	4.5	mV/ºC	$V_{GS} = V_{DS}$ , $I_D = -1.0$ mA
$R_{gs}$	Gate-to-source shunt resistor	10	-	50	ΚΩ	I <sub>GS</sub> = 100μA
VZ <sub>GS</sub>	Gate-to-source Zener voltage	13.2	-	25	V	I <sub>GS</sub> = -2.0mA
		-	-	-10	μA	$V_{DS}$ = Max rating, $V_{GS}$ = 0V
I <sub>DSS</sub>	Zero gate voltage drain current	-	-	-1.0	mA	$V_{DS} = 0.8$ Max Rating, $V_{GS} = 0V$ , $T_A = 125^{\circ}C$
	On state desir surrent	-0.7	-	-	A	$V_{GS} = -5.0V, V_{DS} = -25V$
I <sub>D(ON)</sub>	On-state drain current	-2.0	-	-	A	V <sub>GS</sub> = -10V, V <sub>DS</sub> = -50V
В	Static drain-to-source on-state resistance	-	-	15	Ω	$V_{GS} = -5.0V, I_{D} = -150mA$
R <sub>DS(ON)</sub>		-	-	12		V <sub>GS</sub> = -10V, I <sub>D</sub> = -1.0A
$\Delta R_{DS(ON)}$	Change in R <sub>DS(ON)</sub> with temperature	-	-	1.0	%/°C	V <sub>GS</sub> = -10V, I <sub>D</sub> =-200mA
G <sub>FS</sub>	Forward transconductance	300	-	-	mmho	$V_{DS} = -25V, I_{D} = -500 \text{mA}$
C <sub>ISS</sub>	Input capacitance	-	54	-		V <sub>GS</sub> = 0V,
C <sub>oss</sub>	Common source output capacitance	-	7.5	-	pF	$V_{DS} = -25V,$
C <sub>RSS</sub>	Reverse transfer capacitance	-	2.6	-		f = 1.0MHz
t <sub>d(ON)</sub>	Turn-on delay time	-	-	10		
t <sub>r</sub>	Rise time	-	-	15		V <sub>DD</sub> = -25V,
t <sub>d(OFF)</sub>	Turn-off delay time	-	-	20	ns	$I_{D} = -1.0A,$ $R_{GEN} = 25\Omega$
t,	Fall time		-	15		SEN
V <sub>SD</sub>	Diode forward voltage drop	-	-	-1.8	V	V <sub>GS</sub> = 0V, I <sub>SD</sub> = -500mA
t <sub>rr</sub>	Reverse recovery time	-	300	-	ns	V <sub>GS</sub> = 0V, I <sub>SD</sub> = -500mA

#### Notes:


- 1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
- 2. All A.C. parameters sample tested.

# P-Channel Switching Waveforms and Test Circuit



# 12-Lead DFN Package Outline (K6)

# 4.00x4.00mm body, 1.00mm height (max), 0.50mm pitch



#### Notes:

- A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier can be: a molded mark/identifier; an embedded metal marker; or a printed indicator.
- 2. Depending on the method of manufacturing, a maximum of 0.15mm pullback (L1) may be present.
- 3. The inner tip of the lead may be either rounded or square.

Symbo	ol	Α	<b>A</b> 1	А3	b	D	D2	E	E2	е	L	L1	θ
	MIN	0.80	0.00		0.18	3.85	3.19	3.85	2.29		0.30	0.00	<b>0</b> °
Dimension (mm)	NOM	0.90	0.02	0.20 REF	0.25	4.00	3.34	4.00	2.44	0.50 BSC	0.40	-	-
()	MAX	1.00	0.05		0.30	4.15	3.44	4.15	2.54		0.50	0.15	14°

Drawings not to scale.

Supertex Doc.#: DSPD-12DFNK64X4P050, Version A030210.

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <a href="http://www.supertex.com/packaging.html">http://www.supertex.com/packaging.html</a>.)

**Supertex inc.** does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an adequate "product liability indemnification insurance agreement." **Supertex inc.** does not assume responsibility for use of devices described, and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications refer to the **Supertex inc.** (website: http://www.supertex.com)

©2013 **Supertex inc.** All rights reserved. Unauthorized use or reproduction is prohibited.

