

TDC1000-Q1 Ultrasonic Sensing Analog Front End (AFE) for Level Sensing, Flow Sensing, Concentration Sensing, and Proximity Sensing Applications

1 Features

- AEC-Q100 qualified for automotive applications:
 - Temperature grade 1: -40°C to $+125^{\circ}\text{C}$, T_A
- Measurement range: up to 8 ms
- Operating current: 1.8 μA (2 SPS)
- Transmitter channels TX1/TX2:
 - Supports single or dual-transducer application
 - Programmable excitation: 31.25 kHz to 4 MHz, up to 31 pulses
- Receiver channels RX1/RX2:
 - STOP cycle-to-cycle jitter: 50 ps_{RMS}
 - Low-noise and programmable gain amplifiers
 - Access to signal chain for external filter design
 - Programmable threshold comparator for echo qualification
 - Automatic channel swapping for differential Time-of-Flight (TOF) measurement
 - Programmable low power mode for long TOF measurements
- Temperature measurement
 - Interface to two PT1000/500 RTDs
 - RTD-to-RTD matching accuracy 0.02 $^{\circ}\text{C}_{\text{RMS}}$
- Operating temperature range: -40°C to 125°C

2 Applications

- Measurements through tanks of varying materials:
 - Fluid level
 - Fluid identification / concentration
- Flow metering: water, gas, heat
- Distance/proximity sensing

3 Description

The TDC1000-Q1 is a fully integrated analog front-end (AFE) for ultrasonic sensing measurements of level, fluid identification/concentration, and proximity/distance applications common in automotive, industrial, and consumer markets. When paired with an MSP430/C2000 MCU, power, wireless, and source code, TI provides the complete ultrasonic sensing solution.


TI's Ultrasonic AFE offers programmability and flexibility to accommodate a wide-range of applications and end equipment. The TDC1000-Q1 can be configured for multiple transmit pulses and frequencies, gain, and signal thresholds for use with a wide-range of transducer frequencies (31.25 kHz to 4 MHz) and Q-factors. Similarly, the programmability of the receive path allows ultrasonic waves to be detected over a wider range of distances/tank sizes and through various mediums.

Selecting different modes of operation, the TDC1000-Q1 can be optimized for low power consumption for battery-powered flow meters, level instrumentation, and distance/proximity measurements. The low noise amplifiers and comparators provide extremely low jitter, enabling picosecond resolution and accuracy for zero and low flow measurements.

Package Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TDC1000-Q1	TSSOP (28)	9.70 mm × 4.40 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.



Ultrasonic Sensing Analog Front End (AFE) Example



Table of Contents

1 Features	1	8.3 Feature Description.....	13
2 Applications	1	8.4 Device Functional Modes.....	20
3 Description	1	8.5 Programming.....	31
4 Revision History	2	8.6 Register Maps.....	33
5 Pin Configuration and Functions	3	9 Application and Implementation	42
6 Specifications	4	9.1 Application Information.....	42
6.1 Absolute Maximum Ratings.....	4	9.2 Typical Applications.....	42
6.2 ESD Ratings.....	4	9.3 Power Supply Recommendations.....	51
6.3 Recommended Operating Conditions.....	4	9.4 Layout.....	52
6.4 Thermal Information ⁽¹⁾	5	10 Device and Documentation Support	54
6.5 Electrical Characteristics.....	5	10.1 Device Support.....	54
6.6 Timing Requirements.....	7	10.2 Receiving Notification of Documentation Updates.....	54
6.7 Switching Characteristics.....	8	10.3 Support Resources.....	54
6.8 Typical Characteristics.....	9	10.4 Trademarks.....	54
7 Parameter Measurement Information	11	10.5 Electrostatic Discharge Caution.....	54
8 Detailed Description	12	10.6 Glossary.....	54
8.1 Overview.....	12	11 Mechanical, Packaging, and Orderable Information	54
8.2 Functional Block Diagram.....	12		

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
February 2023	*	Initial Release. Moved the TDC1000-Q1 automotive part from the commercial TDC1000 data sheet (SNAS648) to a stand-alone data sheet. Updated the numbering format for tables, figures, and cross-references throughout the document. Changed all instances of legacy terminology to controller and peripheral where SPI is mentioned. Changed table title from: Device Information to: Package Information. Moved the <i>Power Supply Recommendations</i> and <i>Layout</i> sections to the <i>Application and Implementation</i> section

5 Pin Configuration and Functions




Figure 5-1. PW Package 28-Pin TSSOP Top View

Table 5-1. Pin Functions

PIN		TYPE ⁽¹⁾	DESCRIPTION
NAME	NO.		
CHSEL	11	I	External channel selection
CLKIN	25	I	Clock input
COMPIN	7	I	Echo qualification and zero-crossing detector input
CSB	19	I	Chip select for the SPI interface (active low)
EN	15	I	Enable (active high; when low the TDC1000-Q1 is in SLEEP mode)
ERRB	12	O	Error flag (open drain)
GND	26	G	Negative supply
LNAOUT	4	O	Low noise amplifier output (for ac decoupling capacitor)
PGAIN	5	I	Programmable gain amplifier input
PGAOUT	6	O	Programmable gain amplifier output
RESET	17	I	Reset (active high)
RREF	10	O	Reference resistor for temperature measurement
RTD1	8	O	Resistance temperature detector channel 1
RTD2	9	O	Resistance temperature detector channel 2
RX1	1	I	Receive input 1
RX2	2	I	Receive input 2
SCLK	18	I	Serial clock for the SPI interface
SDI	20	I	Serial data input for the SPI interface
SDO	21	O	Serial data output for the SPI interface

Table 5-1. Pin Functions (continued)

PIN		TYPE ⁽¹⁾	DESCRIPTION
NAME	NO.		
START	13	O	Start pulse output
STOP	14	O	Stop pulse output
TRIGGER	16	I	Trigger input
TX1	28	O	Transmit output 1
TX2	27	O	Transmit output 2
VCOM	3	P	Output common mode voltage bias
VDD ⁽²⁾	23, 24	P	Positive supply; all VDD supply pins must be connected to the supply.
VIO	22	P	Positive I/O supply

(1) G = Ground, I = Input, O = Output, P = Power

(2) Place a 100-nF bypass capacitor to ground in closest proximity of the pin

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) ⁽¹⁾ ⁽²⁾

	MIN	MAX	UNIT
V _{DD} Analog supply voltage, VDD pins	−0.3	6.0	V
V _{IO} I/O supply voltage (V _{IO} must always be lower than or equal to V _{DD} supply)	−0.3	6.0	V
V _I Voltage on any analog input pin ⁽³⁾	−0.3	V _{DD} + 0.3	V
V _I Voltage on any digital input pin ⁽³⁾	−0.3	V _{IO} + 0.3	V
I _I Input current at any pin		5	mA
T _J Operating junction temperature	−40	125	°C
T _{stg} Storage temperature range	−65	150	°C

(1) Operation outside the *Absolute Maximum Ratings* may cause permanent device damage. *Absolute Maximum Ratings* do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Conditions*. If used outside the *Recommended Operating Conditions* but within the *Absolute Maximum Ratings*, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) All voltages are with respect to ground, unless otherwise specified.

(3) When the input voltage at a pin exceeds the power supplies, the current at that pin must not exceed 5 mA and the voltage (V_I) at that pin must not exceed 6.0 V.

6.2 ESD Ratings

		VALUE	UNIT
V _(ESD) Electrostatic discharge	Human-body model (HBM), per AEC A100-002 ⁽¹⁾ HBM ESD classification level 2	±2000	V
	Charged-device model (CDM), per AEC Q100-011 CDM ESD classification level CB4	±500	
	All pins Corner pins (1, 14, 15 and 28)	±750	

(1) AEC Q100-002 indicates HBM stressing is done in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

	MIN	MAX	UNIT
V _{DD} Analog supply voltage, VDD pins	2.7	5.5	V
V _{IO} Digital supply voltage, (V _{IO} must always be lower than or equal to V _{DD} supply)	1.8	V _{DD}	V
V _I Voltage on any analog input pin	GND	V _{DD}	V
V _I Voltage on any digital input pin	GND	V _{IO}	V
f _{CLKIN} Operating frequency	0.06	16	MHz

Over operating free-air temperature range (unless otherwise noted)

	MIN	MAX	UNIT
T _J Operating junction temperature	–40	125	°C

6.4 Thermal Information⁽¹⁾

THERMAL METRIC	TDC1000-Q1 PW (TSSOP) 28 PINS	UNIT
R _{θJA} Junction-to-ambient thermal resistance	83.5	°C/W
R _{θJC(top)} Junction-to-case (top) thermal resistance	29.9	
R _{θJB} Junction-to-board thermal resistance	40.8	
ψ _{JT} Junction-to-top characterization parameter	2.4	
ψ _{JB} Junction-to-board characterization parameter	40.3	

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).

6.5 Electrical Characteristics

The electrical ratings specified in this section apply to all specifications in this document, unless otherwise noted. These specifications are interpreted as conditions that do not degrade the device parametric or functional specifications for the life of the product containing it. T_A = 25°C, V_{DD} = V_{IO} = 3.7 V, V_{COM} = V_{CM} = V_{DD} / 2, C_{VCOM} = 10 nF (unless otherwise noted).

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
TRANSMITTER SIGNAL PATH (TX)							
V _{OUT(TX)}	Output voltage swing	$f_{\text{out}} = 1 \text{ MHz}$, $R_L = 75 \text{ }\Omega$ to V_{CM}	HIGH	$V_{\text{DD}} - 0.32$			V
			LOW	0.32			V
I _{OUT(TX)}	Output drive current	$f_{\text{out}} = 1 \text{ MHz}$, $R_L = 75 \text{ }\Omega$ to V_{CM}			22		mA _{RMS}
f _{OUT(TX)}	Output TX frequency	$f_{\text{CLKIN}} = 8 \text{ MHz}$, divide-by-2 (programmable; see Transmitter Signal Path)			4		MHz
RECEIVER SIGNAL PATH (RX)							
Δt_{STOP}	STOP cycle-to-cycle jitter	LNA capacitive feedback, $G_{\text{PGA}} = 6 \text{ dB}$, $f_{\text{IN}} = 1 \text{ MHz}$, $V_{\text{IN}} = 100 \text{ mV}_{\text{PP}}$, $C_{\text{VCOM}} = 1 \text{ }\mu\text{F}$ and Figure 7-1			50		ps _{RMS}
LNA							
G _{LNA}	LNA gain	Capacitive feedback, $C_{\text{IN}} = 300 \text{ pF}$, $f_{\text{IN}} = 1 \text{ MHz}$, $R_L = 100 \text{ k}\Omega$ to V_{CM} , $C_{\text{VCOM}} = 1 \text{ }\mu\text{F}$			20		dB
e _{nLNA}	LNA input referred noise density	Capacitive feedback, $C_{\text{IN}} = 300 \text{ pF}$, $f = 1 \text{ MHz}$, $V_{\text{DD}} = 3.1 \text{ V}$, $V_{\text{IN}} = V_{\text{CM}}$, $R_L = \infty$, $C_{\text{VCOM}} = 1 \text{ }\mu\text{F}$			2		nV/ $\sqrt{\text{Hz}}$
V _{IN(LNA)}	Input voltage range	Resistive feedback, $R_L = 1 \text{ k}\Omega$ to V_{CM} , $C_{\text{VCOM}} = 1 \text{ }\mu\text{F}$	HIGH	$V_{\text{CM}} + (V_{\text{CM}} - 0.24) / (G_{\text{LNA}})$			V
			LOW	$V_{\text{CM}} - (V_{\text{CM}} - 0.24) / (G_{\text{LNA}})$			V
V _{OUT(LNA)}	Output voltage range	Resistive feedback, $R_L = 1 \text{ k}\Omega$ to V_{CM} , $C_{\text{VCOM}} = 1 \text{ }\mu\text{F}$	HIGH	$V_{\text{DD}} - 0.24$			V
			LOW	$\text{GND} + 0.24$			V
SR _{LNA}	Slew rate ⁽⁶⁾	Resistive feedback, $R_L = 1 \text{ k}\Omega$ to V_{CM} , 100mV step, $C_{\text{VCOM}} = 1 \text{ }\mu\text{F}$			9		V/ μs
XTK	MUX ch-to-ch crosstalk	Capacitive feedback, $f = 1 \text{ MHz}$, $R_L = 100 \text{ k}\Omega$ to V_{CM} , $C_{\text{VCOM}} = 1 \text{ }\mu\text{F}$			-57		dB
BW _{LNA}	-3-dB bandwidth	Capacitive feedback, $C_{\text{IN}} = 300 \text{ pF}$, $R_L = 100 \text{ k}\Omega$ to V_{CM} , $C_{\text{VCOM}} = 1 \text{ }\mu\text{F}$			5		MHz
V _{OS(LNA)}	LNA input offset voltage	Resistive mode, $V_{\text{IN}} = V_{\text{CM}}$, $R_L = \infty$			± 320		μV
VCOM							
V _{COM}	VCOM output voltage	$C_{\text{VCOM}} = 1 \text{ }\mu\text{F}$			V_{CM}		V
	VCOM output error				0.5%		
PGA							

The electrical ratings specified in this section apply to all specifications in this document, unless otherwise noted. These specifications are interpreted as conditions that do not degrade the device parametric or functional specifications for the life of the product containing it. $T_A = 25^\circ\text{C}$, $V_{DD} = V_{IO} = 3.7\text{ V}$, $V_{COM} = V_{CM} = V_{DD} / 2$, $C_{VCOM} = 10\text{ nF}$ (unless otherwise noted).

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
V _{IN(PGA)}	PGA input range	R _L = 100 kΩ to V _{CM} , C _L = 10 pF to GND	HIGH	V _{CM} + (V _{CM} – 0.06) / (G _{PGA})			V
			LOW	V _{CM} – (V _{CM} – 0.06) / (G _{PGA})			V
G _{PGAMIN}	PGA min gain	DC, R _L = ∞, C _L = 10 pF		0			dB
G _{PGAMAX}	PGA max gain			21			dB
ΔG _{PGA}	PGA gain step size			3			dB
G _{E(PGA)}	PGA gain error	DC, G _{PGA} = 0 dB, R _L = ∞, C _L = 10 pF		5%			
TCG _{PGA}	PGA gain temperature coefficient	DC, G _{PGA} = 0 dB, R _L = ∞, C _L = 10 pF		170			ppm/°C
en _{PGA}	PGA input referred noise density	G _{PGA} = 21 dB, f = 1 MHz, V _{DD} = 3.1V, V _{IN} = V _{CM} , R _L = ∞, C _{VCOM} = 1 μF		3.1			nV/√Hz
V _{OUT(PGA)}	Output range	R _L = 100 kΩ to V _{CM} , C _L = 10 pF to GND	HIGH	V _{DD} – 0.06			V
			LOW	60			mV
BW _{PGA}	–3-db bandwidth	G _{PGA} = 21 dB, R _L = 100 kΩ to V _{CM} , C _L = 10 pF, C _{VCOM} = 1 μF		5			MHz
SR _{PGA}	Slew rate ⁽⁶⁾	G _{PGA} = 21 dB, R _L = 100 kΩ to V _{CM} , C _L = 10 pF, C _{VCOM} = 1 μF		12.5			V/μs
ZERO CROSS COMPARATOR							
V _{OS(COMP)}	Input offset voltage ⁽⁵⁾	Referred to V _{COM}		±115			μV
en _{COMP}	Zero crossing comparator input referred noise ⁽⁵⁾	1 MHz		5			nV/√Hz
HYST _{COMP}	Hysteresis ⁽⁵⁾	Referred to V _{COM}		-10			mV
THRESHOLD DETECTOR							
V _{THDET}	Threshold level	ECHO_QUAL_THLD = 0h, V _{COM} referred		–35			mV
		ECHO_QUAL_THLD = 7h, V _{COM} referred		–1.5			V
TEMPERATURE SENSOR INTERFACE ⁽¹⁾							
T _{ERROR}	Temperature measurement accuracy	R _{REF} = 1 kΩ, PT1000 range: –40 to 125°C ⁽²⁾		1			°C
		R _{REF} = 1 kΩ, PT1000 range: –15°C to 85°C ⁽²⁾		0.5			°C
	Relative accuracy	R _{REF} = 1 kΩ, R _{RTD1} = R _{RTD2} = 1.1 kΩ		0.02			°C _{RMS}
TG _E	Gain error			5.8			m°C/°C
POWER SUPPLY							
I _{DD}	VDD supply current	Sleep (EN = CLKIN = TRIGGER = low)		0.61			μA
		Continuous receive mode, LNA and PGA bypassed		2.8			3 mA
		Continuous receive mode, LNA and PGA active		6.2			7.5 mA
		Temp. measurement only (PT1000 mode) ⁽³⁾		370			400 μA
		Temp. measurement (PT500 mode) ⁽⁴⁾		500			540 μA
I _{IO}	VIO supply sleep current ⁽⁵⁾	Sleep (EN = CLKIN = TRIGGER = low)		2			nA
DIGITAL INPUT/OUTPUT CHARACTERISTICS							
V _{IL}	Input logic low threshold			0.2 × V _{IO}			V
V _{IH}	Input logic high threshold			0.8 × V _{IO}			V

The electrical ratings specified in this section apply to all specifications in this document, unless otherwise noted. These specifications are interpreted as conditions that do not degrade the device parametric or functional specifications for the life of the product containing it. $T_A = 25^\circ\text{C}$, $V_{DD} = V_{IO} = 3.7\text{ V}$, $V_{COM} = V_{CM} = V_{DD} / 2$, $C_{VCOM} = 10\text{ nF}$ (unless otherwise noted).

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{OL}	Output logic low threshold				
	SDO pin, 100- μA current			0.2	V
	SDO pin, 1.85-mA current			0.4	V
	START and STOP pins, 100- μA current			0.5	V
	START and STOP pins, 1.85-mA current			0.6	V
	ERRB pin, 100- μA current			0.2	V
V_{OH}	Output logic high threshold				
	SDO pin, 100- μA current	$V_{IO} - 0.2$			V
	SDO pin, 1.85-mA current	$V_{IO} - 0.6$			V
	START and STOP pins, 100- μA current	$V_{IO} - 0.5$			V
	START and STOP pins, 1.85-mA current	$V_{IO} - 0.6$			V
	ERRB pin, 0- μA current	$V_{IO} - 0.2$			V
I_{OMAX}	Maximum output current for SDO, START and STOP		1.85		mA

- (1) With ideal external components. For more detail see *Temp Sensor Measurement* section.
- (2) PT1000 RTD approximate resistance: $800\ \Omega \equiv -52^\circ\text{C}$, $931\ \Omega \equiv -18^\circ\text{C}$, $1.10\ \text{k}\Omega \equiv 26^\circ\text{C}$, $1.33\ \text{k}\Omega \equiv 86^\circ\text{C}$ and $1.48\ \text{k}\Omega \equiv 125^\circ\text{C}$.
- (3) Specified currents include 120 μA which flows through the RTD sensor in PT1000 mode (TEMP_RTD_SEL = 0).
- (4) Specified currents include 240 μA which flows through the RTD sensor in PT500 mode (TEMP_RTD_SEL = 1).
- (5) Specified by design.
- (6) The slew rate is measured from 10% to 90% and is represented by the average of the rising and falling slew rates.

6.6 Timing Requirements

$T_A = 25^\circ\text{C}$, $V_{DD} = V_{IO} = 3.7\text{ V}$ and $f_{SCLK} = 1\text{ MHz}$ (unless otherwise noted).

		MIN	TYP	MAX	UNIT
f_{SCLK}	Serial clock frequency			26	MHz
t_1	High period, SCLK	16			ns
t_2	Low period, SCLK	16			ns
t_3	Set-up time, nCS to SCLK	10			ns
t_4	Set-up time, SDI to SCLK	12			ns
t_5	Hold time, SCLK to SDI	12			ns
t_6	SCLK transition to SDO valid time	16			ns
t_7	Hold time, SCLK transition to nCS rising edge	10			ns
t_8	nCS inactive	17			ns
t_9	Hold time, SCLK transition to nCS falling edge	10			ns
t_r / t_f	Signal rise and fall times ⁽¹⁾		1.8		ns

- (1) The slew rate is measured from 10% to 90% and is represented by the average of the rising and falling slew rates.




Figure 6-1. SPI Timing Diagram

6.7 Switching Characteristics

$T_A = 25^\circ\text{C}$, $V_{DD} = V_{IO} = 3.7\text{ V}$, $f_{CLKIN} = 8\text{ MHz}$.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
START, STOP, ENABLE, CHSEL, RESET, CLOCKIN, TRIGGER, ERR					
PW _{START} Pulse width for START signal	TX_FREQ_DIV = 2h, NUM_TX = 1		1		μs
	TX_FREQ_DIV = 2h, NUM_TX = 2		2		μs
	TX_FREQ_DIV = 2h, NUM_TX ≥ 3		3		μs
t _r / t _f START Rise/fall time for START signal	20% to 80%, 20-pF load		0.25		ns
t _r / t _f STOP Rise/fall time for STOP signal	20% to 80%, 20-pF load		0.25		ns
f _{CLKIN} Maximum CLKIN input frequency			16		MHz
t _r / t _f CLKIN input rise/fall time ⁽¹⁾	20% to 80%		10		ns
t _r / t _f TRIGGER input rise/fall time ⁽¹⁾	20% to 80%		10		ns
t _{EN_TRIG} Enable to trigger wait time ⁽¹⁾			50		ns
t _{RES_TRIG} Reset to trigger wait time ⁽¹⁾	TX_FREQ_DIV = 2h (see TX/RX Measurement Sequencing and Timing)		3.05		μs

(1) Specified by design.

6.8 Typical Characteristics

At $T_A = 25^\circ\text{C}$, unless otherwise noted.




Figure 6-2. LNA Z_{OUT} vs Frequency




Figure 6-3. PGA Z_{OUT} vs Frequency




Figure 6-4. LNA Input-Referred Noise vs Frequency




Figure 6-5. PGA Input-Referred Noise vs Frequency




Figure 6-6. LNA Response






Figure 6-7. PGA Response




$V_{DD} = V_{IO} = 3.7\text{ V}$ Capacitive Feedback Mode $R_L = 100\text{ k}\Omega$
 $C_{IN} = 300\text{ pF}$

Figure 6-8. LNA Gain vs Frequency




$V_{DD} = V_{IO} = 3.7\text{ V}$ Gain of 21 dB $R_L = 100\text{ k}\Omega$

Figure 6-9. PGA Gain vs Frequency




$V_{DD} = V_{IO} = 5\text{ V}$ LNA Capacitive Feedback Mode PGA Gain of 6 dB
 $V_{IN} = 100\text{ mV}$ $f_{IN} = 1\text{ MHz}$
 (See Figure 7-1) Count ≥ 10000

Figure 6-10. RX Jitter Histogram




$V_{DD} = V_{IO} = 3.7\text{ V}$ LNA Capacitive Feedback Mode PGA Gain of 6 dB
 $V_{IN} = 100\text{ mV}$ $f_{IN} = 1\text{ MHz}$
 $T_A = 25^\circ\text{C}$ (See Figure 7-1) Count ≥ 10000

Figure 6-11. RX Jitter Histogram



$V_{DD} = V_{IO} = 3.7\text{ V}$ LNA Capacitive Feedback Mode PGA Gain of 6 dB
 $V_{IN} = 100\text{ mV}$ $f_{IN} = 1\text{ MHz}$
 $T_A = -40^\circ\text{C}$ (See Figure 7-1) Count ≥ 10000

Figure 6-12. RX Jitter Histogram



$V_{DD} = V_{IO} = 3.7\text{ V}$ LNA Capacitive Feedback Mode PGA Gain of 6 dB
 $V_{IN} = 100\text{ mV}$ $f_{IN} = 1\text{ MHz}$
 $T_A = 125^\circ\text{C}$ (See Figure 7-1) Count ≥ 10000

Figure 6-13. RX Jitter Histogram

7 Parameter Measurement Information




Figure 7-1. External Circuits for Jitter Measurement

8 Detailed Description

8.1 Overview


The main functional blocks of TDC1000-Q1 are the Transmit (TX) and the Receive (RX) Channels. The transmitter supports flexible settings for driving various ultrasonic transducers, and the receiver provides configurable blocks with a wide range of settings for signal conditioning in various applications. The receive signal chain consists of an LNA (Low Noise Amplifier), a PGA (Programmable Gain Amplifier), and two auto-zeroed comparators for echo qualification and STOP pulse generation.

The TDC1000-Q1 provides three modes of operation: *Mode 0*, *Mode 1* and *Mode 2*. Each mode is intended for one or more applications such as flow/concentration measurement, container level measurement, proximity detection, distance measurement, and a range of other applications where a precision measurement of Time-of-Flight (TOF) is required.

A measurement cycle is initiated with a trigger signal on the TRIGGER pin of the device. After a trigger signal is asserted, an output pulse is generated on the START pin. This signal is used as the time reference to begin a TOF measurement. The transmitter generates programmable TX pulses, synchronous to the rising edge of the START pulse, to drive an ultrasonic transducer and generate an ultrasonic wave that is shot through an acoustic medium. The receiver detects the ultrasound wave that traveled through the medium and generates STOP signals. Whether the ultrasound wave is received directly or from a reflection will depend on the system configuration. The STOP signals are used by an external Time-to-Digital Converter (TDC), which functions as a very accurate stopwatch. The system must include a TDC to measure the TOF based on the interval between the START and STOP pulses. In some applications with medium-range accuracy requirements (ns range), a microcontroller can be used to measure the TOF duration. In applications with high-range accuracy requirements (ps range), TI recommends using the TDC7200 time-to-digital converter to measure the TOF duration.

In each application, the TDC1000-Q1 has to be configured by a serial interface (SPI) for one of the three modes of operation available. In addition, the device must be programmed to various application-specific parameters that are explained in the following sections.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Transmitter Signal Path

The Transmitter (TX) path consists of a Clock Divider block and a TX Generator block. The clock divider allows the TDC1000-Q1 to divide the clock source that is connected to the CLKIN pin down to the resonant frequency (f_R) of the transducer used. The clock divider allows division factors in powers of 2. The division factor of the clock divider can be programmed with the TX_FREQ_DIV field in the CONFIG_0 register.

The TX Generator block can drive a transducer with a programmable number of TX pulses. The frequency of these pulses is defined as $f_{CLKIN}/(2^{TX_FREQ_DIV+1})$, and should match the f_R of the transducer. The number of pulses is configured by programming the NUM_TX field in the CONFIG_0 register.

For example, for $f_{CLKIN} = 8$ MHz and $TX_FREQ_DIV = 2h$ (divide by 8), the divided clock frequency is 1 MHz.

In addition to the programmable number of pulses, the TX Generator also provides options to introduce a 180° pulse shift at pulse position n or damping the last TX pulse. In some situations, damping can reduce the ringing of the transducer for very short TOF measurements. These features are further described in the [TRANSMIT Operation](#) section of the data sheet.

8.3.2 Receiver Signal Path

The RX signal path consists of a channel selection multiplexer followed by an LNA. The output of the LNA can then be sent to the PGA for additional amplification if needed. Finally, the signal is fed into a set of comparators which generate pulses on the STOP pin based on the programmed threshold levels. [Figure 8-1](#) shows the block diagram for the receiver path.

If the 20-dB to 41-dB of gain provided by the TDC1000-Q1 is insufficient, additional gain can be added prior to the COMPIN pin. Likewise, with a strong received signal, if the gain from the LNA or PGA is not needed, they can be bypassed and the transducer signal could be directly connected to the COMPIN pin.

A band-pass filter centered on the transducer's response can be used between each stage of the receiver path to reduce the noise; note that the inputs of the LNA, PGA and comparators should be biased to the VCOM pin's potential. The comparators connected to the COMPIN pin are used for echo qualification and generation of STOP pulses that correspond to the zero-crossings of the echo signal. The STOP pulses are used with a START pulse to calculate the TOF of the echo in the medium.




Figure 8-1. TDC1000-Q1 Receiver Path

8.3.3 Low Noise Amplifier (LNA)

The LNA in the TDC1000-Q1 front-end limits the input-referred noise and ensures timing accuracy for the generated STOP pulses. The LNA is an inverting amplifier designed for a closed-loop gain of 20 dB with the aid of an external input capacitor or resistor, and the LNA can be programmed for two feedback configurations. The band-pass configuration, referred to as capacitive feedback mode, must be combined with an input capacitor. The low-pass configuration, referred to as resistive feedback mode, must be combined with an input resistor. The recommended values for the input components are 300 pF and 900 Ω , respectively.

The LNA can be configured in capacitive feedback mode for transducers with resonant frequencies in the order of a couple of MHz. This is done by clearing the *LNA_FB* bit in the TOF_1 register to 0. As shown in Figure 8-2, the external capacitor, C_{IN} , should be placed between the transducer and the corresponding input pin. This provides an in-band gain of C_{IN}/C_F , where C_F is the on-chip 30-pF feedback capacitor. Provided that $C_{IN} = 300$ pF, the in-band gain of the LNA circuit is:

$$\text{Gain}_{\text{in-band}} = \frac{C_{IN}}{C_F} = \frac{300 \text{ pF}}{30 \text{ pF}} = 10 \quad (1)$$




Figure 8-2. LNA Capacitive Feedback Configuration

The capacitive feedback configuration of the LNA has a band-pass frequency response. The high-pass corner frequency is set by the internal feedback components R_F (9 k Ω) and C_F (30 pF), and is approximately 590 kHz. The in-band gain is set by the capacitor ratio and the LNA's 50-MHz gain-bandwidth product sets the low-pass corner of the frequency response. For example, an in-band gain of 10 results in a bandpass response between 590 kHz and 5 MHz.

The LNA can be configured in resistive feedback mode for transducers with resonant frequencies in the order of a couple of hundreds of kHz. This is done by setting the *LNA_FB* bit in the TOF_1 register to 1. In this configuration, the internal feedback capacitor C_F is disconnected (see Figure 8-3), and the DC gain of the LNA circuit is determined by the ratio between the internal feedback resistor R_F (9 k Ω) and an external resistor R_{IN} . For $R_{IN} = 900 \Omega$, the gain of the circuit is 10.




Figure 8-3. LNA Resistive Feedback Configuration

The LNA can be bypassed and disabled by writing a 1 to the *LNA_CTRL* bit in the TOF_1 register.

8.3.4 Programmable Gain Amplifier (PGA)

The PGA, shown in Figure 8-4, is an inverting amplifier with an input resistance of $R_{IN} = 500\ \Omega$ and a programmable feedback resistor R_{FB} that can be programmed to set a 0-dB to 21-dB gain in 3-dB steps. This can be done by programming the *PGA_GAIN* field in the *TOF_1* register. The bandwidth of the PGA is scaled based on the programmed gain. Table 8-1 lists the typical bandwidth of the PGA with a 100-k Ω load to VCM and a 10-pF capacitor to ground.

Table 8-1. Typical PGA Bandwidth

PGA_GAIN (HEX)	GAIN (dB)	BANDWIDTH (MHz)
0h	0	19.0
1h	3	16.8
2h	6	14.4
3h	9	12.3
4h	12	10.0
5h	15	8.2
6h	18	6.6
7h	21	5.0

The PGA can be bypassed and disabled by writing a 1 to the *PGA_CTRL* bit in the *TOF_1* register. The output of the PGA should not be loaded directly with capacitances greater than 10 pF.




Figure 8-4. TDC1000-Q1 Programmable Gain Amplifier

8.3.5 Receiver Filters

TI recommends to place two filters in the RX path to minimize the receive path noise and obtain maximum timing accuracy. As shown in Figure 8-5, one filter is placed between the LNAOUT and the PGAIN pins, and another filter is placed between the PGAOUT and the COMPIN pins.

With an in-band gain of 10, the LNA has a bandwidth of 5 MHz. For most applications, a low-pass filter between the LNAOUT and PGAIN pins is sufficient.

As shown in Figure 8-5, the second filter stage can use a cascade of a low-pass filter (R_{F1} and C_{F3}) followed by a high-pass filter (C_{F2} and R_{F2}) referenced to VCOM. Design of the filter is straightforward. The R_{F1} and C_{F2} can be chosen first. A reasonable set of values for R_{F1} and C_{F2} could be: $R_{F1} = 1\ \text{k}\Omega \pm 10\%$ and $C_{F2} = 50\text{pF} \pm 10\%$. Given the center frequency of interest to be f_C and the filter bandwidth to be f_B , the value of C_{F3} can be calculated as:

$$C_{F3} = \frac{1}{2\pi R_{F1}(f_C + f_B)} \quad (2)$$

R_{F2} and C_{F2} determine the high-pass corner of the filter. R_{F2} should be referenced to VCOM to maintain the DC bias level at the comparator input during the echo receive time. For values of R_{F2} larger than R_{F1} , there will be limited loading effect from the high-pass filter to the low-pass filter resulting in more accurate corner frequencies. The chosen values shown in the figure below result in a high-pass corner frequency of about 600 kHz and a low-pass corner frequency of about 3 MHz.

More complex filters can be used; external gain is acceptable if the signal amplitude is too low. If the pass-band of the filter is wider than an octave, TI recommends to use a filter design which has linear group delay.




Figure 8-5. Filter for a 1-MHz Operation

8.3.6 Comparators for STOP Pulse Generation

The STOP pulse generation block of the TDC1000-Q1 contains two auto-zeroed comparators (a zero-cross detect and a threshold-detect comparator), a threshold setting DAC, and an event manager.

Comparator auto-zero periods occur at the beginning of every TOF receive cycle. During these periods, the input offset of the comparator is stored in an internal 2.5-pF capacitor, and the offset is subtracted from the input signal during the echo processing phase. The duration of auto-zero period is configured with the *AUTOZERO_PERIOD* field located in the *CLOCK_RATE* register.




Figure 8-6. STOP Pulse Generation Circuit

8.3.6.1 Threshold Detector and DAC

The threshold detect comparator in [Figure 8-6](#) compares the echo amplitude with a programmable threshold level (V_{THLD}) controlled by a DAC. The DAC voltage is set by the *ECHO_QUAL_THLD* field in register *CONFIG_3* and provides eight programmable threshold levels, V_{THLD} . [Table 8-2](#) lists the typical levels.

Table 8-2. Echo Qualification Threshold Levels

ECHO_QUAL_THLD	0h	1h	2h	3h	4h	5h	6h	7h
TYPICAL V_{THLD} (mV)	-35	-50	-75	-125	-220	-410	-775	-1500

8.3.6.2 Zero-Cross Detect Comparator

The zero-cross detect comparator compares the amplified echo signal at COMPIN with the reference voltage, which is V_{COM} . As shown in [Figure 8-7](#), the comparator produces a low-to-high transition when the amplitude of the echo signal rises above V_{COM} . The comparator produces a high-to-low transition when the echo amplitude falls below $V_{COM} - V_{HYST}$. The built-in negative-sided hysteresis of 10 mV in reference to V_{COM} ensures accurate zero-cross time instances associated with the rising edges of the echo signal and immunity of the comparator output to noise.




Figure 8-7. Zero-Cross Detector Output Signal

The output of the zero-cross detect comparator is passed to the event manager, where depending on the decision of the threshold-detect comparator.

8.3.6.3 Event Manager

The event manager is a digital state machine in the STOP pulse generation circuit of the TDC1000-Q1. The event manager controls the maximum number of STOP pulses to generate on the STOP pin and the receive mode for the STOP pulse generation. The number of STOP pulses is configured in the *NUM_RX* field in the *CONFIG_1* register. The receive mode is selected in the *RECEIVE_MODE* bit of the *CONFIG_4* register. See sections [Single Echo Receive Mode](#) and [Multiple Echo Receive Mode](#) for details about the receiver modes of the TDC1000-Q1.

Figure 8-8 shows an example for *NUM_RX* = 2h and *RECEIVE_MODE* = 0. When the echo signal amplitude exceeds values smaller than V_{THLD} , the threshold detect comparator indicates to the event manager to qualify the next zero-cross event as valid. When the qualified zero-cross is detected by the zero-cross detect comparator, the event manager passes the pulse to the STOP pin until the number of receive events programmed in *NUM_RX* is reached.




Figure 8-8. Signal Qualification, Zero-Cross Detection and STOP Pulse Generation

8.3.7 Common-Mode Buffer (VCOM)

The output of the internal common-mode buffer is present at the VCOM pin. This pin should be bypassed to ground with a low-leakage 10-nF capacitor and should not be loaded with more than 20 μ A. The common-mode

buffer can be disabled with the *VCOM_SEL* bit in the *CONFIG_2* register. If disabled, an external reference voltage must be applied to the *VCOM* pin.

During a time-of-flight measurement, the common-mode reference will take approximately 16 μ s to settle if starting from zero initial conditions. Using a larger capacitor will increase the settling time of the internal common-mode reference. The implications of a larger *VCOM* capacitor are further explored in the [Common-Mode Reference Settling Time](#) section.

8.3.8 Temperature Sensor

Accurate measurements of flow, level, and concentration require compensation for the temperature dependency of the speed of sound in the medium. The TDC1000-Q1 provides two temperature sensor connections, allowing to measure up to two locations with RTDs, as shown in [Figure 8-9](#).




Figure 8-9. Temperature Sensor Measurement

The temperature sensor block supports PT1000 or PT500 sensors. The type of RTD used must be selected in the *TEMP_RTD_SEL* bit of the *CONFIG_3* register. The system requires a temperature-stable external reference resistor (R_{REF}). If the RTD type is PT500, then R_{REF} should be 500 Ω . If the RTD type is PT1000, then R_{REF} should be 1 k Ω . The reference resistor needs to have either a low temperature coefficient or be calibrated for temperature shift.

The logic timing in a temperature measurement is controlled by the *TEMP_CLK_DIV* bit in the *CONFIG_3* register. As shown in [Figure 8-10](#), the external clock can be divided by 8 or by the value resulting from the *TX_FREQ_DIV* field configuration in the *CONFIG_0* register. TI recommends to operate the temperature measurement block at frequencies of 1 MHz or less.




Figure 8-10. Timing Source for the Temperature Measurement

8.3.8.1 Temperature Measurement With Multiple RTDs

The temperature measurement mode is selected by setting the MEAS_MODE bit in the CONFIG_2 register to 1. A temperature measurement is started by sending a trigger pulse. After the temperature measurement is complete, the TDC1000-Q1 returns to SLEEP mode. To return to TOF measurement mode, reset the MEAS_MODE bit to 0.

The temperature sensor measurement can be performed without the need of an external ADC. The temperature sensor block operates by converting the resistance of a reference, R_{REF} , and up to two RTDs into a series of START and STOP pulses. The interval between the pulses is proportional to the measured resistance, and therefore, the temperature. As shown in Figure 8-11, the TDC1000-Q1 performs three measurements per trigger event and generates the corresponding pulses on the START and STOP pins.




Figure 8-11. Temperature Measurement Output Timing

The resistance of RTD1 and RTD2 can be calculated from the time intervals in Figure 8-11 as follows:

$$R_{RTDX} = R_{REF} \times \frac{t_{REF}}{t_{RTDX}} \quad (3)$$

With a 1-k Ω reference resistor, the t_{REF} interval is approximately 200 μ s. The following intervals, t_{RTD1} and t_{RTD2} , will depend on the resistance of the RTDs. The time delay between measurements, t_{d1} and t_{d2} , can be approximated as follows:

$$t_{d1} = (51 \times T_{TEMP}) + (t_{RTD1} \times 0.55) \quad (4)$$

$$t_{d2} = (51 \times T_{TEMP}) + (t_{RTD2} \times 0.55) \quad (5)$$

For example, two PT1000 sensors at 0°C will have an approximate resistance of 1 k Ω ; the same as the reference resistor in this example. Given an external 8-MHz clock and the default temperature clock divide-by-8 from the TEMP_CLK_DIV bit, the overall measurement time between the START pulse and the last STOP pulse is approximately 922 μ s.

8.3.8.2 Temperature Measurement With a Single RTD

The temperature sensing block can be configured to measure a single RTD by setting the *TEMP_MODE* bit in the *CONFIG_3* register to 1. When the temperature measurement runs in PT1000 mode (*TEMP_RTD_SEL* = 0), the first interval corresponds to R_{REF} , the second interval is a redundant measurement on R_{REF} and should be neglected, and the third interval corresponds to RTD1. Figure 8-12 shows this operation.




Figure 8-12. Temperature Measurement With a Single PT1000

Use Equation 3 to calculate the resistance of RTD1. You can use Equation 4 and Equation 5 to approximate the time delay between measurements, with the exception that t_{d1} is a function of $\frac{1}{2} t_{REF}$ and t_{d2} is a function of t_{RTD1} in this case.

If the temperature measurement runs in PT500 mode (*TEMP_RTD_SEL* = 1), the first interval is a redundant measurement on R_{REF} and should be neglected, the second interval corresponds to R_{REF} , and the third interval corresponds to RTD1. Figure 8-13 shows this operation.




Figure 8-13. Temperature Measurement With a Single PT500

Use Equation 3 to calculate the resistance of RTD1. You can use Equation 4 and Equation 5 to approximate the time delay between measurements, with the exception that t_{d1} is a function of t_{REF} and t_{d2} is a function of t_{RTD1} in this case.

8.4 Device Functional Modes

8.4.1 Time-of-Flight Measurement Mode

The TOF measurement mode is selected by setting the *MEAS_MODE* bit in the *CONFIG_2* register to 0. The type of TOF measurement mode can be selected with the *TOF_MEAS_MODE* field in the *CONFIG_2* register. Table 8-3 lists the available TOF measurement modes with their corresponding channel assignments.

Table 8-3. TOF Measurement Modes

TOF_MEAS_MODE		CH_SEL		EXT_CHSEL	ACTIVE TX CHANNEL	ACTIVE RX CHANNEL
Mode 0	00	Channel 1	0	0	TX1	RX2
		Channel 2	1	0	TX2	RX1
Mode 1	01	Channel 1	0	0	TX1	RX1
		Channel 2	1	0	TX2	RX2
Mode 2	10	Channel 1	0	0	Based on state machine and CH_SWP bit	
		Channel 2	1	0	Based on state machine and CH_SWP bit	
Reserved	11	Reserved				

8.4.1.1 Mode 0

Mode 0 is intended for [Level and Fluid Identification Measurements](#) applications. The TDC1000-Q1 associates each transducer to complementary TX and RX channels. The transmit/receive pair "TX1/RX2" will act as both transmitter and receiver for a measurement if $CH_SEL = 0$ in the CONFIG_2 register. The transmit/receive pair "TX2/RX1" will act as both transmitter and receiver for the measurement if $CH_SEL = 1$.

The TDC1000-Q1 performs a single TOF measurement after receiving a trigger signal and returns to the SLEEP mode when the measurement is complete.

8.4.1.2 Mode 1

In Mode 1 the TDC1000-Q1 associates each transducer to a single TX and RX channels. The transmit/receive pair "TX1/RX1" will act as both transmitter and receiver for a measurement if $CH_SEL = 0$. The transmit/receive pair "TX2/RX2" will act as both transmitter and receiver for the measurement if $CH_SEL = 1$.

The TDC1000-Q1 performs a single TOF measurement (one direction) and returns to the SLEEP mode when the measurement is complete.

8.4.1.3 Mode 2

Mode 2 is intended for transit time water flow metering applications (see [Water Flow Metering](#)). In this mode, the channel definitions are the same as for Mode 1: Channel 1 = "TX1/RX1" and Channel 2 = "TX2/RX2". The TDC1000-Q1 will perform one TOF measurement and go into READY state waiting for the next trigger signal.

Mode 2 supports averaging cycles and automatic channel swap. The averaging mode is active if $NUM_AVG > 0$ and allows for the stopwatch or MCU to perform the average of multiple TOF measurement cycles. In this mode, the device performs a TOF measurement on one channel (direction) for every trigger pulse until the averaging count is reached, and if $CH_SWP = 1$, the device will automatically swap channels and perform a TOF measurement on the other channel (direction) for every trigger pulse until the averaging count is reached.

The number of averages is controlled with the NUM_AVG field found in the CONFIG_1 register. Channel swapping is controlled with the CH_SWP bit in the CONFIG_2 register. The EXT_CHSEL bit in the CONFIG_2 register must be 0 for automatic channel swap to work. If EXT_CHSEL is 1, the active channel selection is controlled manually with the CHSEL pin.

Note

If an echo measurement times out in averaging mode (indicated by the error flags or ERRB pin), the state machine should be reset and the error flags should be cleared. The state machine can be cleared by writing a 1 to bit [1] of the ERROR_FLAGS register and the error flags can be cleared by writing a 1 to bit [0] of the ERROR_FLAGS register. After completing these steps, the averaged measurement should be restarted.

8.4.2 State Machine

A state machine in the TDC1000-Q1 manages the operation of the various measurement modes (see [Figure 8-14](#)). At power on, the state machine is reset and most blocks are disabled. After the power-on sequence is complete, the device goes into SLEEP mode if the EN pin is low or into READY mode if the EN pin is high. In the SLEEP or READY state, the TDC1000-Q1 is able to receive SPI commands to set registers and configure the device for a measurement mode.

Note

Although the SPI block is always active, TI does not recommend performing configuration changes while the device is active. Configuration changes should be performed while the device is in the SLEEP state or in the READY state.

If the EN pin is high and a trigger signal is received, the state machine will begin the execution of the configured measurement. If the device is configured in Mode 0 or Mode 1, the state machine will return to the SLEEP state

after the measurement is completed. If the device is configured in Mode 2, the state machine returns to the READY state and waits for the next trigger to continue with the next measurement.

The device can be forced to exit a measurement by applying a logic high on the RESET pin high or a logic low on the EN pin.




Figure 8-14. Simplified TDC1000-Q1 State Machine Diagram

8.4.3 TRANSMIT Operation

There are two invalid use combinations of the damping feature that may result in unexpected behavior. First, damping should not be combined with the 180° pulse shift described in the previous section. Second, damping should not be enabled if the number of TX pulses is set to 31.

8.4.3.1 Transmission Pulse Count

The number of TX pulses generated by the TDC1000-Q1 to drive an ultrasonic transducer is programmable using the *NUM_TX* field located in the *CONFIG_0* register.

8.4.3.2 TX 180° Pulse Shift

As shown in [Figure 8-15](#), the transmitter block can add a 180° shift at a position in the TX signal. The position of the pulse shift is set by the *TX_PH_SHIFT_POS* field in the *CONFIG_4* register and allows generating a specific signal pattern.




Figure 8-15. Transmitter Pulse Signature, 180° Burst

As shown in [Figure 8-16](#), enabling the TX 180° pulse shift has the effect of decreasing the number of transmitted pulses by 1.




Figure 8-16. Transmitter Pulse Signature

In some cases, the 180° pulse shift may help improving the turn-off time of a transducer, and thus suppress the transmit ringing.

The 180° pulse shift is disabled by setting *TX_PH_SHIFT_POS* to position 31. Setting the 180° pulse shift to positions 0 or 1 is not recommended.

8.4.3.3 Transmitter Damping

The transmitter damping feature allows for improved control over the transducer signal generation. Damping extends the duration of the last TX pulse to help dissipate ringing and improve the turn-off time of the transducer (see [Figure 8-17](#) and [Figure 8-18](#)). The accuracy of measurements can be improved by having a faster transducer turn-off time. Damping is controlled with the *DAMPING* bit in the *CONFIG_2* register.




Figure 8-17. Transmitter Damping (5 Tx Pulses With a Damping Pulse)




Figure 8-18. Transmitter Damped Echo

8.4.4 RECEIVE Operation

8.4.4.1 Single Echo Receive Mode

Single Echo mode is suitable for concentration measurements and flow metering applications. The device can be configured for Single Echo mode by setting the *RECEIVE_MODE* bit to 0 in the *CONFIG_4* register. In Single Echo mode, the device will generate STOP pulses for every zero-cross qualified by the threshold comparator, up to the number of expected STOP events configured in the *NUM_RX* field in the *CONFIG_1* register.

The threshold comparator qualifies the next zero-cross after an RX amplitude smaller than the programmed threshold voltage is detected. The zero-cross detector will provide output pulses corresponding to the rising edge of the received signal crossing the V_{COM} level, as shown in [Figure 8-19](#). The threshold voltage can be set in the *ECHO_QUAL_THDL* field in the *CONFIG_3* register.




Figure 8-19. Single Echo Receive Mode (5 STOP Events)

If the number of expected pulses programmed in *NUM_RX* is not received or the time-of-flight operation times out, the TDC1000-Q1 will indicate an error condition in the *ERROR_FLAGS* register and will set the *ERRB* pin low.

8.4.4.2 Multiple Echo Receive Mode

The Multiple Echo mode is intended for use in level sensing applications and distance/displacement measurements in which multiple echoes (burst) are received. In this condition, each received echo group will be treated as a single pulse on the STOP pin. Up to 7 STOP pulses can be generated based on the value of the *NUM_RX* field in the *CONFIG_1* register. Multi echo mode can be enabled by setting the *RECEIVE_MODE* bit to 1 in the *CONFIG_4* register. Figure 8-20 shows a representation of multiple echo STOP pulse generation.




Figure 8-20. Multiple Echo Receive Mode (5 STOP Events)

The rising edge of a STOP pulse is generated by a zero-crossing event. As in the Single Echo Receive Mode, the threshold comparator qualifies the next zero-cross after an RX amplitude smaller than the programmed threshold voltage is detected. The STOP pulse will extend until a zero-cross after the RX amplitude is no longer smaller than the threshold voltage (see Figure 8-21).




Figure 8-21. Multiple Echo Receive Mode (Zoom-in)

If the number of expected pulses programmed in *NUM_RX* is not received or the time-of-flight operation times out, the TDC1000-Q1 will indicate an error condition in the *ERROR_FLAGS* register and will set the *ERRB* pin low.

8.4.5 Timing

8.4.5.1 Timing Control and Frequency Scaling (*CLKIN*)




Figure 8-22. External Clock Division Tree

All transmit and receive function sequencing is synchronous to the external clock applied to the *CLKIN* pin. The external clock is divided to generate two internal clocks with corresponding time periods denoted as *T0* and *T1* in [Figure 8-22](#). The division factor used to generate *T0* is controlled with the *CLOCKIN_DIV* bit in the *CLOCK_RATE* register. The division factor used to generate *T1* is controlled with the *TX_FREQ_DIV* field located in the *CONFIG_0* register.

The SPI block is synchronous with the clock applied to the *SCLK* pin, and the block is independent of the clock applied to *CLKIN*. See the [Serial Peripheral Interface \(SPI\)](#) section for a complete description of the SPI block.

8.4.5.2 TX/RX Measurement Sequencing and Timing

The TDC1000-Q1 automatically sequences the TX and RX functionality. After receiving a pulse edge on the *TRIGGER* pin, the TDC1000-Q1 resynchronizes to the *CLKIN* signal, and sends a TX burst. During the transmission burst, the RX path is set to the alternate channel to minimize coupled noise.

During resynchronization, the trigger and START edges are aligned to the negative edge of the external clock. The time between trigger and START is equal to three T₀ periods plus two or three T₁ periods, depending on the phase between the received trigger pulse and the external clock. For example, if $f_{CLKIN} = 8 \text{ MHz}$ and TX_FREQ_DIV = 0h2 (divide-by-8), the period T₀ is 125 ns and the period T₁ is 1 μs , resulting in a time of 2.375 μs or 3.375 μs between the received trigger signal and the generated START pulse.


The trigger edge polarity is configured to rising edge by default, but the trigger edge can be changed to falling edge by setting the TRIG_EDGE_POLARITY bit in the CONFIG4 register to 1.

After a device reset, the system must wait a determined time before sending the next trigger signal. The typical reset to trigger wait time is $3 \times T_1 + (50 \text{ ns})$.

8.4.6 Time-of-Flight (TOF) Control

The possible configurations of the TX/RX sequencing during a time-of-flight measurement can be divided into three cases: *Short TOF Measurement*, *Standard TOF Measurement* and *Standard TOF Measurement With Power Blanking*. Overall, the cases differ in the order of sequencing, power saving and echo listening windows. The behavior of each case is described in the sections to follow.

8.4.6.1 Short TOF Measurement



- A. Clock alignment (see *TX/RX Measurement Sequencing and Timing*)
- B. If $NUM_TX < 3$, the width of the START pulse is equal to $NUM_TX \times T_1$. If $NUM_TX \geq 3$, the width of the START pulse is equal to $3 \times T_1$.
- C. Common-mode settling time.

Figure 8-23. Short TOF Measurement

In a short time of flight measurement, the RX path is activated before the TX burst, as shown in Figure 8-23. The input MUX is automatically swapped to the alternate receive channel before and during the TX burst. Swapping the input prevents the TX burst from being amplified in the RX path. After the TX burst, the input MUX remains switched to the alternate channel for a masking period determined by the SHORT_TOF_BLANK_PERIOD field in the TIMEOUT register. Masking the RX path avoids the issue of amplifying the residual TX ringing of the transducer in the RX path.

The short TOF is the default measurement sequence selected at power on. The short TOF measurement is selected if the value of the TIMING_REG[9:0] field is less than 30, or if the FORCE_SHORT_TOF bit is set to 1. The TIMING_REG[9:0] is a 10-bit wide field, with the two most significant bits located in the TOF_1 register,

and the eight least significant bits located in the TOF_0 register. The FORCE_SHORT_TOF bit is located in the TIMEOUT register.


The input offset of the comparator is stored in an internal capacitor during the auto-zero period. The length of the auto-zero period is controlled by the AUTOZERO_PERIOD field in the CLOCK_RATE register.

The length of the window when the comparators are able to qualify and generate STOP pulses is configured by the TOF_TIMEOUT_CTRL field. A timeout will occur if the number of expected pulses is not received during the allocated time and an error condition is reported to the ERROR_FLAGS register and the ERRB pin. It is possible to disable the echo timeout (see [TOF Measurement Interval](#)). The TOF_TIMEOUT_CTRL field is located in the TIMEOUT register.

See the [Timing Control and Frequency Scaling \(CLKIN\)](#) section for the definition of the time periods T0 and T1.

8.4.6.2 Standard TOF Measurement

In a standard time of flight measurement, the RX path is activated after the TX burst is completed (see [Figure 8-24](#)).



A. Clock alignment (see [TX/RX Measurement Sequencing and Timing](#))

B. If $NUM_TX < 3$, the width of the START pulse is equal to $NUM_TX \times T1$. If $NUM_TX \geq 3$, the width of the START pulse is equal to $3 \times T1$.

C. Common-mode settling time.

Figure 8-24. Standard TOF Measurement

The standard TOF measurement sequence is enabled if the value of the TIMING_REG field is greater than or equal to 30, and only if the FORCE_SHORT_TOF bit is set to 0. The TIMING_REG is a 10-bit wide field, with the two most significant bits located in the TOF_1 register, and the eight least significant bits located in the TOF_0 register. The FORCE_SHORT_TOF bit is located in the TIMEOUT register.

The input offset of the comparator is stored in an internal capacitor during the auto-zero period. The length of the auto-zero period is controlled by the AUTOZERO_PERIOD field in the CLOCK_RATE register.


The length of the window when the comparators are able to qualify and generate STOP pulses is configured by a combination of the TIMING_REG field and the TOF_TIMEOUT_CTRL field. With the addition of the TIMING_REG in the calculation, the standard TOF measurement allows for a longer wait time and listening window. A timeout will occur if the number of expected pulses is not received during the allocated time and an

error condition is reported to the ERROR_FLAGS register and the ERRB pin. It is possible to disable the echo timeout (see [TOF Measurement Interval](#)). The `TOF_TIMEOUT_CTRL` field is located in the TIMEOUT register.

Note

If the `FORCE_SHORT_TOF` bit = 1, the measurement sequencing will behave as a [Short TOF Measurement](#), thus overriding the setting of the `TIMING_REG` field.

8.4.6.3 Standard TOF Measurement With Power Blanking



- A. Clock alignment (see [TX/RX Measurement Sequencing and Timing](#))
- B. If $NUM_TX < 3$, the width of the START pulse is equal to $NUM_TX \times T1$. If $NUM_TX \geq 3$, the width of the START pulse is equal to $3 \times T1$.
- C. Common-mode settling time.

Figure 8-25. Standard TOF Measurement With Blanking Enabled

The power blanking sequence is a variation to the standard TOF measurement sequence, and can be enabled by setting the `BLANKING` bit to 1. In addition, all other conditions described in the [Standard TOF Measurement](#) should be met. The `BLANKING` bit can be found in the `CONFIG_3` register.

Power blanking allows the device to remain in a low-power state while the TX signals propagate to the RX transducer in situations when the expected time-of-flight is long. Power blanking uses the `TIMING_REG` to control a wait time between the transmit sequence and the receive sequence, during which the complete RX chain is disabled (see [Figure 8-25](#)). The `TIMING_REG` is a 10-bit wide field, with the two most significant bits located in the `TOF_1` register, and the seven least significant bits located in the `TOF_0` register.

8.4.6.4 Common-Mode Reference Settling Time

The duration of the common-mode settling *time* is defined by the VCOM capacitor. With a 10-nF VCOM capacitor, the common-mode reference requires 16 μ s to settle. On the other hand, the duration of the common-mode settling *window* is defined as $128 \times T0$, where the time unit $T0$ is determined by the external clock frequency and the value of the `CLOCKIN_DIV` bit, as explained in the [Timing Control and Frequency Scaling \(CLKIN\)](#) section.

A frequency of 8 MHz will result in a settling *window* of $128 \times 1 / 8$ MHz, which equals to 16 μ s. Increasing the value of the VCOM capacitor will increase the common-mode settling *time*, but for the same 8-MHz frequency,

the duration of the common-mode settling *window* will remain at 16 μ s. In such situation, the common-mode reference will take multiple TOF cycles to reach the final value when starting from zero initial conditions.

8.4.6.5 TOF Measurement Interval

The comparators in the TDC1000-Q1 RX path can qualify and generate STOP pulses from a received echo within an interval set by the *TOF_TIMEOUT_CTRL* field in the TIMEOUT register. The listening interval can be extended in the standard TOF measurement (without blanking) by a period controlled with the *TIMING_REG* field (see [Standard TOF Measurement](#)).

If the number of STOP events programmed in the *NUM_RX* field is not received within the listening interval, a timeout event will occur and the device will return to the READY state. In addition, an error will be reported to the ERROR_FLAGS register and the ERRB pin will be driven low.

The echo timeout can be disabled by setting the *ECHO_TIMEOUT* bit to 1 in the TIMEOUT register. If the echo timeout is disabled, the device will not exit from the receive state until the expected number of STOP events set in *NUM_RX* occur. If the number of events does not occur, the device can be forced out of the receive state by writing a value of 0x03 to the ERROR_FLAGS register, or by deasserting the EN pin, or asserting the RESET pin.

Note

Writing a logic 1 to bit [1] of the ERROR_FLAGS register clears the state machine. Writing a logic 1 to bit[0] clears the error flags.

Note

TI does not recommend holding the RX in an active state for intervals longer than 100ms, as the comparator auto-zero may no longer be accurate.

8.4.7 Averaging and Channel Selection

The TDC1000-Q1 supports averaging when configured in measurement Mode 2 (see [Time-of-Flight Measurement Mode](#)). Averaging is controlled with the *NUM_AVG* field located in the CONFIG_1 register. In Mode 2, the TDC1000-Q1 will remain on the channel indicated by *CH_SEL* for $2^{\text{NUM_AVG}}$ trigger cycles. If *CH_SWP* is enabled in the CONFIG_2 register, the TDC1000-Q1 will automatically swap the active channel and repeat the averaging cycle.

Note

If the bit [1] in the ERROR_FLAGS register is written to 1, the TDC1000-Q1 will reset the internal averaging counter and software channel selection.

8.4.8 Error Reporting

The TDC1000-Q1 will report an error when the receive signals do not match the expected configuration. The ERRB pin will go low to indicate the presence of an error condition. Reading the ERROR_FLAGS register provides information about the condition(s) that caused the error.

The *ERR_SIG_WEAK* bit indicates that the number of received and qualified zero-crossings was less than the expected number set in the *NUM_RX* register field and a timeout occurred. This error is cleared when bit [0] is written to 1.

The *ERR_NO_SIG* bit indicates that no signals were received and a timeout occurred. Writing a 1 to this bit resets the state machine, halts active measurements and returns the device to SLEEP or READY mode and resets the average counter and automatic channel selection in measurement Mode 2. This error is cleared when bit [0] is written to 1.

The *ERR_SIG_HIGH* bit indicates that the received echo amplitude exceeds the largest echo qualification threshold at the input of the comparators. The *ERR_SIG_HIGH* error is only reported when the

ECHO_QUAL_THDL register field is set to 7h. Writing a 1 to this bit will reset all the error flags and reset the ERRB pin to high.

Note

TI recommends to reset the state machine when the error flags are cleared. This can be done simultaneously by writing a value of 0x03 to the ERROR_FLAGS register.

8.5 Programming

8.5.1 Serial Peripheral Interface (SPI)

The serial interface consists of serial data input (SDI), serial data output (SDO), serial interface clock (SCLK) and chip select bar (CSB). The serial interface is used to configure the TDC1000-Q1 parameters available in various configuration registers. All the registers are organized into individually addressable byte-long registers with a unique address.

The communication on the SPI bus normally supports write and read transactions. A write transaction consists of a single write command byte, followed by single data byte. A read transaction consists of a single read command byte followed by 8 SCLK cycles. The write and read command bytes consist of 1 reserved bit, a 1-bit instruction, and a 6-bit register address. [Figure 8-26](#) shows the SPI protocol for a transaction involving one byte of data (read or write).




Figure 8-26. SPI Protocol

8.5.1.1 Chip Select Bar (CSB)

CSB is an active-low signal and needs to be low throughout a transaction. That is, CSB should not pulse between the command byte and the data byte of a single transaction.

Deasserting CSB always terminates an ongoing transaction, even if the transaction is not yet complete. Reasserting CSB will always bring the device into a state ready for the next transaction, regardless of the termination status of a previous transaction.

8.5.1.2 Serial Clock (SCLK)

SCLK can idle high or low. TI recommends to keep SCLK as clean as possible to prevent glitches from corrupting the SPI frame.

8.5.1.3 Serial Data Input (SDI)

SDI is driven by the SPI controller by sending the command and the data byte to configure the AFE.

8.5.1.4 Serial Data Output (SDO)

SDO is driven by the AFE when the SPI controller initiates a read transaction.

8.6 Register Maps

Note

- Reserved bits must be written to 0 unless otherwise indicated.
- Read-back value of reserved bits and registers is unspecified and should be discarded.
- Recommended values must be programmed and forbidden values must not be programmed where they are indicated to avoid unexpected results.

8.6.1 TDC1000-Q1 Registers

Table 8-4 lists the memory-mapped registers for the TDC1000-Q1. All register addresses not listed in Table 8-4 should be considered as reserved locations and the register contents should not be modified.

Table 8-4. TDC1000-Q1 Registers

Address (Hex)	ACRONYM	REGISTER NAME	RESET VALUE	SECTION
0h	CONFIG_0	Config-0	45h	See here
1h	CONFIG_1	Config-1	40h	See here
2h	CONFIG_2	Config-2	0h	See here
3h	CONFIG_3	Config-3	3h	See here
4h	CONFIG_4	Config-4	1Fh	See here
5h	TOF_1	TOF-1	0h	See here
6h	TOF_0	TOF-0	0h	See here
7h	ERROR_FLAGS	Error Flags	0h	See here
8h	TIMEOUT	Timeout	19h	See here
9h	CLOCK_RATE	Clock Rate	0h	See here

8.6.2 CONFIG_0 Register (address = 0h) [reset = 45h]

Return to [Table 8-4](#).

Figure 8-27. CONFIG_0 Register

(MSB) 7	6	5	4	3	2	1	0 (LSB)
TX_FREQ_DIV				NUM_TX			
R/W-2h				R/W-5h			

LEGEND: R/W = Read or write; R = Read only; R/W1C = Read or write 1 to clear

Table 8-5. CONFIG_0 Register Field Descriptions

BIT	FIELD	TYPE	RESET	DESCRIPTION
[7:5]	TX_FREQ_DIV ⁽¹⁾	R/W	2h	Frequency divider for TX clock and T1 0h: Divide by 2 1h: Divide by 4 2h: Divide by 8 (default) 3h: Divide by 16 4h: Divide by 32 5h: Divide by 64 6h: Divide by 128 7h: Divide by 256
[4:0]	NUM_TX	R/W	5h	Number of TX pulses in a burst, ranging from 0 to 31. 5h: 5 pulses (default)

(1) See [Timing Control and Frequency Scaling \(CLKIN\)](#) for the definition of the time period T1.

8.6.3 CONFIG_1 Register (address = 1h) [reset = 40h]

Return to [Table 8-4](#).

Figure 8-28. CONFIG_1 Register

(MSB) 7	6	5	4	3	2	1	0 (LSB)
RESERVED		NUM_AVG			NUM_RX		
R/W-1h		R/W-0h			R/W-0h		

LEGEND: R/W = Read or write; R = Read only; R/W1C = Read or write 1 to clear

Table 8-6. CONFIG_1 Register Field Descriptions

BIT	FIELD	TYPE	RESET	DESCRIPTION
[7:6]	RESERVED	R/W	1h	1h: Reserved (default)
[5:3]	NUM_AVG	R/W	0h	Number of measurement cycles to average in stopwatch/MCU 0h: 1 measurement cycle (default) 1h: 2 measurement cycles 2h: 4 measurement cycles 3h: 8 measurement cycles 4h: 16 measurement cycles 5h: 32 measurement cycles 6h: 64 measurement cycles 7h: 128 measurement cycles
[2:0]	NUM_RX	R/W	0h	Number of expected receive events 0h: Do not count events (32 STOP pulses output) (default) 1h: 1 event (1 STOP pulse output) 2h: 2 events (2 STOP pulses output) 3h: 3 events (3 STOP pulses output) 4h: 4 events (4 STOP pulses output) 5h: 5 events (5 STOP pulses output) 6h: 6 events (6 STOP pulses output) 7h: 7 events (7 STOP pulses output)

8.6.4 CONFIG_2 Register (address = 2h) [reset = 0h]

Return to [Table 8-4](#).

Figure 8-29. CONFIG_2 Register

(MSB) 7	6	5	4	3	2	1	0 (LSB)
VCOM_SEL	MEAS_MODE	DAMPING	CH_SWP	EXT_CHSEL	CH_SEL	TOF_MEAS_MODE	
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	

LEGEND: R/W = Read or write; R = Read only; R/W1C = Read or write 1 to clear

Table 8-7. CONFIG_2 Register Field Descriptions

BIT	FIELD	TYPE	RESET	DESCRIPTION
[7]	VCOM_SEL	R/W	0h	Common-mode voltage reference control 0h: Internal (default) 1h: External
[6]	MEAS_MODE	R/W	0h	AFE measurement type 0h: Time-of-flight measurement (default) 1h: Temperature measurement
[5]	DAMPING	R/W	0h	TX burst damping 0h: Disable damping (default) 1h: Enable damping
[4]	CH_SWP	R/W	0h	Automatic channel swap in Mode 2 of operation. The setting is ignored if EXT_CHSEL = 1. 0h: Disable automatic channel swap (default) 1h: Enable automatic channel swap
[3]	EXT_CHSEL	R/W	0h	External channel select by CHSEL pin 0h: Disable external channel select (default). 1h: Enable external channel select EXT_CHSEL = 1 overrides the CH_SWP and CH_SEL settings.
[2]	CH_SEL	R/W	0h	Active TX/RX channel pair. 0h: Channel 1 (default) 1h: Channel 2 See Time-of-Flight Measurement Mode for channel definitions. The setting is ignored if EXT_CHSEL = 1.
[1:0]	TOF_MEAS_MODE	R/W	0h	Time-of-flight measurement mode 0h: Mode 0 (default) 1h: Mode 1 2h: Mode 2 3h: Reserved

8.6.5 CONFIG_3 Register (address 3h) [reset = 3h]

Return to [Table 8-4](#).

Figure 8-30. CONFIG_3 Register

(MSB) 7	6	5	4	3	2	1	0 (LSB)
RESERVED	TEMP_MODE	TEMP_RTD_SEL	TEMP_CLK_DIV	BLANKING	ECHO_QUAL_THLD		
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-3h		

LEGEND: R/W = Read or write; R = Read only; R/W1C = Read or write 1 to clear

Table 8-8. CONFIG_3 Register Field Descriptions

BITS	FIELD	TYPE	RESET	DESCRIPTION
[7]	RESERVED	R/W	0h	0h: Reserved (default)
[6]	TEMP_MODE	R/W	0h	Temperature measurement channels 0h: Measure REF, RTD1 and RTD2 (default) 1h: Measure REF and RTD1
[5]	TEMP_RTD_SEL	R/W	0h	RTD type 0h: PT1000 (default) 1h: PT500
[4]	TEMP_CLK_DIV	R/W	0h	Clock divider for temperature mode 0h: Divide by 8 (default) 1h: Use TX_FREQ_DIV
[3]	BLANKING	R/W	0h	Power blanking in standard TOF measurements. The blanking length is controlled with the TIMING_REG field (see Standard TOF Measurement With Power Blanking). 0h: Disable power blanking (default) 1h: Enable power blanking
[2:0]	ECHO_QUAL_THLD	R/W	3h	Echo qualification DAC threshold level with respect to V_{COM} 0h: –35 mV 1h: –50 mV 2h: –75 mV 3h: –125 mV (default) 4h: –220 mV 5h: –410 mV 6h: –775 mV 7h: –1500 mV

8.6.6 CONFIG_4 Register (address = 4h) [reset = 1Fh]

Return to [Table 8-4](#).

Figure 8-31. CONFIG_4 Register

(MSB) 7	6	5	4	3	2	1	0 (LSB)
RESERVED	RECEIVE_MODE	TRIG_EDGE_POLARITY	TX_PH_SHIFT_POS				
R/W-0h	R/W-0h	R/W-0h	R/W-1Fh				

LEGEND: R/W = Read or write; R = Read only; R/W1C = Read or write 1 to clear

Table 8-9. CONFIG_4 Register Field Descriptions

BIT	FIELD	TYPE	RESET	DESCRIPTION
[7]	RESERVED	R/W	0h	0h: Reserved (default)
[6]	RECEIVE_MODE	R/W	0h	Receive echo mode 0h: Single echo (default) 1h: Multi echo
[5]	TRIG_EDGE_POLARITY	R/W	0h	Trigger edge polarity 0h: Rising edge (default) 1h: Falling edge
[4:0]	TX_PH_SHIFT_POS	R/W	1Fh	TX 180° pulse shift position, ranging from 0 to 31. 1Fh: Position 31 (default) TI does not recommend setting TX_PH_SHIFT_POS to 0 or 1.

8.6.7 TOF_1 Register (address = 5h) [reset = 0h]

Return to [Table 8-4](#).

Figure 8-32. TOF_1 Register

(MSB) 7	6	5	4	3	2	1	0 (LSB)
PGA_GAIN			PGA_CTRL	LNA_CTRL	LNA_FB	TIMING_REG[9:8]	
R/W-0h			R/W-0h	R/W-0h	R/W-0h	R/W-0h	

LEGEND: R/W = Read or write; R = Read only; R/W1C = Read or write 1 to clear

Table 8-10. TOF_1 Register Field Descriptions

BIT	FIELD	TYPE	RESET	DESCRIPTION
[7:5]	PGA_GAIN	R/W	0h	PGA gain 0h: 0 dB (default) 1h: 3 dB 2h: 6 dB 3h: 9 dB 4h: 12 dB 5h: 15 dB 6h: 18 dB 7h: 21 dB
[4]	PGA_CTRL	R/W	0h	PGA control 0h: Active (default) 1h: Bypassed and powered off
[3]	LNA_CTRL	R/W	0h	LNA control 0h: Active (default) 1h: Bypassed and powered off
[2]	LNA_FB	R/W	0h	LNA feedback mode 0h: Capacitive feedback (default) 1h: Resistive feedback
[1:0]	TIMING_REG[9:8]	R/W	0h	The 2 most significant bits of the TIMING_REG field (see Standard TOF Measurement and Standard TOF Measurement With Power Blanking) 0h: 0 (default)

8.6.8 TOF_0 Register (address = 6h) [reset = 0h]

Return to [Table 8-4](#).

Figure 8-33. TOF_0 Register

(MSB) 7	6	5	4	3	2	1	0 (LSB)
TIMING_REG[7:0]							
R/W-0h							

LEGEND: R/W = Read or write; R = Read only; R/W1C = Read or write 1 to clear

Table 8-11. TOF_0 Register Field Descriptions

BIT	FIELD	TYPE	RESET	DESCRIPTION
[7:0]	TIMING_REG[7:0]	R/W	0h	The 8 least significant bits of the TIMING_REG field (see Standard TOF Measurement and Standard TOF Measurement With Power Blanking) 0h: 0 (default)

8.6.9 ERROR_FLAGS Register (address = 7h) [reset = 0h]

Return to [Table 8-4](#).

Figure 8-34. ERROR_FLAGS Register

7 (MSB)	6	5	4	3	2	1	0 (LSB)
RESERVED					ERR_SIG_WEAK	ERR_NO_SIG	ERR_SIG_HIGH
R-0h					R-0h	R/W1C-0	R/W1C-0

LEGEND: R/W = Read or write; R = Read only; R/W1C = Read or write 1 to clear

Table 8-12. ERROR_FLAGS Register Field Descriptions^{(1) (2)}

BITS	FIELD	TYPE	RESET	DESCRIPTION
[7:3]	RESERVED	R	0h	0h: Reserved (default)
[2]	ERR_SIG_WEAK	R	0h	1h: The number of received and qualified zero-crossings was less than the expected number set in NUM_RX field and a timeout occurred.
[1]	ERR_NO_SIG	R/W1C	0h	1h: No signals were received and timeout occurred. Writing a 1 to this field resets the state machine, halts active measurements and returns the device to the SLEEP or READY mode and resets the average counter and automatic channel selection in measurement Mode 2.
[0]	ERR_SIG_HIGH	R/W1C	0h	1h: The received echo amplitude exceeds the largest echo qualification threshold at the input of the comparators. The error is only reported when ECHO_QUAL_THLD = 0x07. Writing a 1 to this field will reset all the error flags and reset the ERRB pin to high.

- (1) TI recommends to read the error status register or the ERRB pin before initiating a new measurement.
(2) All error flags should be cleared before initiating a new measurement.

8.6.10 TIMEOUT Register (address = 8h) [reset = 19h]

Return to [Table 8-4](#).

Figure 8-35. TIMEOUT Register

(MSB) 7	6	5	4	3	2	1	0 (LSB)
RESERVED	FORCE_SHORT_TOF	SHORT_TOF_BLANK_PERIOD			ECHO_TIMEOUT	TOF_TIMEOUT_CTRL	
R/W-0h	R/W-0h	R/W-3h			R/W-0h	R/W-1h	

LEGEND: R/W = Read or write; R = Read only; R/W1C = Read or write 1 to clear

Table 8-13. TIMEOUT Register Field Descriptions

BIT	FIELD	TYPE	RESET	DESCRIPTION
[7]	RESERVED	R/W	0h	0h: Reserved (default)
[6]	FORCE_SHORT_TOF	R/W	0h	Short time-of-flight control 0h: Disabled (default) 1h: Force a short time-of-flight measurement
[5:3]	SHORT_TOF_BLANK_PERIOD ⁽¹⁾	R/W	3h	Short time-of-flight blanking period (see Short TOF Measurement) 0h: $8 \times T_0$ 1h: $16 \times T_0$ 2h: $32 \times T_0$ 3h: $64 \times T_0$ (default) 4h: $128 \times T_0$ 5h: $256 \times T_0$ 6h: $512 \times T_0$ 7h: $1024 \times T_0$
[2]	ECHO_TIMEOUT	R/W	0h	Echo receive timeout control (see TOF Measurement Interval) 0h: Enable echo timeout (default) 1h: Disable timeout
[1:0]	TOF_TIMEOUT_CTRL ⁽¹⁾	R/W	1h	Echo listening window timeout (see TOF Measurement Interval) 0h: $128 \times T_0$ 1h: $256 \times T_0$ (default) 2h: $512 \times T_0$ 3h: $1024 \times T_0$

(1) See [Timing Control and Frequency Scaling \(CLKIN\)](#) for the definition of the time period T_0 .

8.6.11 CLOCK_RATE Register (address = 9h) [reset = 0h]

Return to [Table 8-4](#).

Figure 8-36. CLOCK_RATE Register

(MSB) 7	6	5	4	3	2	1	0 (LSB)
RESERVED					CLOCKIN_DIV	AUTOZERO_PERIOD	
R/W-0h					R/W-0h	R/W-0h	

LEGEND: R/W = Read or write; R = Read only; R/W1C = Read or write 1 to clear

Table 8-14. CLOCK_RATE Register Field Descriptions⁽¹⁾

BITS	FIELD	TYPE	RESET	DESCRIPTION
[7:3]	RESERVED	R/W	0h	0h: Reserved (default)
[2]	CLOCKIN_DIV ⁽¹⁾	R/W	0h	CLKIN divider to generate T0 0h: Divide by 1 (default) 1h: Divide by 2
[1:0]	AUTOZERO_PERIOD ⁽¹⁾	R/W	0h	Receiver auto-zero period 0h: 64 × T0 (default) 1h: 128 × T0 2h: 256 × T0 3h: 512 × T0

(1) See [Timing Control and Frequency Scaling \(CLKIN\)](#) for the definition of the time period T0.

9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

The TDC1000-Q1 is an analog front-end for ultrasonic sensing applications. The device is typically used for the driving and sensing of ultrasonic transducers to perform accurate time-of-flight measurements. Ultrasonic time-of-flight sensing allows for fluid level measurements, fluid identification or concentration, flow measurements, and proximity/distance sensing.

9.2 Typical Applications

9.2.1 Level and Fluid Identification Measurements




Figure 9-1. Level and Concentration Measurement Application Diagram

9.2.1.1 Design Requirements

Use the parameters in [Table 9-1](#) for this example.

Table 9-1. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
FLUID LEVEL	
Range	2 – 10 cm
FLUID IDENTIFICATION	
Accuracy	0.5% concentration variation
Distance	5.08 cm

9.2.1.2 Detailed Design Procedure

9.2.1.2.1 Level Measurements

For level sensing applications, the total time-of-flight (TOF) of the sound wave in the fluid is measured. The pulses transmitted by transducer B travel through the fluid, typically from the bottom, to the surface of the fluid. The discontinuity between the fluid and air generates a reflected wave which returns back to transducer B.

At the beginning of a measurement cycle, the transducer is connected to a transmit channel of the AFE, and the transmit burst excites the transducer to generate an ultrasound wave. Synchronous to the TX burst, a START pulse is generated by the TDC1000-Q1 to indicate the start of a measurement. After the transmission is completed, and depending on the device configuration, the transducer is connected to a receive channel of the AFE.

When a valid echo is received, the TDC1000-Q1 generates a STOP pulse. Generation of multiple STOP pulses is possible through register configuration of the device. The START and STOP signal times are compared to determine the TOF.

The level of the fluid can be determined using the following equation:

$$d = \frac{TOF \times c}{2} \quad (6)$$

where

- d is the fluid level in meters (m)
- TOF is the time-of-flight in seconds (s)
- c is the speed of sound in the fluid in meters per second (m/s)




Figure 9-2. Relation Between Transmit and Receive Pulses in Level Measurements

Level measurements have two main criteria: resolution and range (maximum height). Resolution accuracies of 1 mm to 2 mm are achievable but are impractical due to any environmental disturbances, such as tank vibrations, creating millimeter level surface waves. Ranges of up to 1 m are measurable using VDD level excitation pulses, but surface disturbances and signal loss over longer distances make the reliable echo reception an issue. Greater level measurement reception can be achieved by mechanical means (level guide tube) or electronic means (level shifting the TX pulses to greater voltages; see [TIDA-00322](#)).

9.2.1.2.2 Fluid Identification

The TDC1000-Q1 can be used to measure the time-of-flight for a known distance to calculate the speed of sound (c_{medium}) in the fluid. This application uses the same circuitry as the level example but a transducer in a different configuration connected to the second channel. In this example, the speed of sound in the fluid (c_{medium}) is measured by using transducer A.

The temperature can also be measured to compensate for the temperature variation of sound. With the known distance, TOF and temperature, the speed of sound in the fluid can be determined and the identity of the medium verified.

After measuring the time-of-flight for the fixed distance, the speed of sound can be calculated as follows:

$$c_{\text{medium}} = \frac{2 \times d}{TOF} \quad (7)$$

where


- c_{medium} is the speed of sound in the fluid in meters per second (m/s)
- d is the level in meters (m)
- TOF is the time of flight in seconds (s)

The measurement process is identical to the level example above. The speed of sound can be used to uniquely identify a variety of fluids. In this example, the concentration of diesel exhaust fluid (DEF) is measured with a desired accuracy resolution of 0.5% of concentration variation. For most fluids, the speed of sound varies over temperature, so every application will be different. In this example, all samples were all at ambient temperature of 23°C.

9.2.1.3 Application Curves


The data used in the following level and fluid identification graphs was collected using ultrasonic test cells. The test cells are acrylic plastic containers with width of 2.54 cm and ultrasonic transducers attached to the outside using cyanoacrylate glue. The transducers in this experiment are STEMiNC 1MHz piezo electric ceramic discs (SMD10T2R111). Equivalent transducers with the following characteristics could be used:

- Piezo material: SM111
- Dimensions: 10mm diameter x 2mm thickness
- Resonant frequency: 1050 kHz (thickness mode)



FLUID HEIGHT IN TANK	TIME-OF-FLIGHT (μs)
Full (10 cm)	145
Full – 1 (9 cm)	131
Full – 2 (8 cm)	118
3 cm	50
2 cm	35

Figure 9-3. Time-of-Flight for Fluid Height in Tank



FLUID	SPEED OF SOUND (m/s)
Distilled water	1481.87
Tap water	1483.13
DEF 10.0%	1530.49
DEF 20.0%	1576.42
DEF 30.0%	1620.00
DEF 31.5%	1627.37
DEF 32.0%	1629.15
DEF 32.5%	1630.00

Figure 9-4. Speed of Sound for Various Fluids and Diesel Exhaust Fluid (DEF) Concentration




Figure 9-5. Speed of Sound in Distilled Water and Tap Water




Figure 9-6. Speed of Sound of Various Diesel Exhaust Fluid (DEF) Concentrations

9.2.2 Water Flow Metering




Figure 9-7. Water Flow Meter Application Simplified Diagram

9.2.2.1 Design Requirements

Use the parameters in [Table 9-2](#) for this example.

Table 9-2. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Pipe diameter	15 mm
Distance between transducers	60 mm
Minimum flow rate	0.015 m ³ /h
Accuracy at minimum flow rate	5%

9.2.2.2 Detailed Design Procedure

The design of flow meters requires a thorough technical assessment of the system where the device will be used. The following is a list of areas to consider:

- Minimum and maximum flow rate at maximum allowable error in the system
- Transitional flow rate
- Instantaneous and total quantity pumped over time
- Accuracy of the meter within prescribed limits per applicable standards
- Pressure in the system
- Operating temperature range

The appropriate ultrasonic sensor and the proper electronics for interfacing to the sensor are determined based on the system requirements. The following is a list of specifications applicable to the sensor/assembly used in the system:

- Excitation frequency
- Excitation source voltage
- Pipe diameter
- Distance between the transducers (or reflectors)

9.2.2.2.1 Regulations and Accuracy

If the flow meter is intended for residential applications, the meter must be designed to meet the required standards. For example, per the INTERNATIONAL ORGANIZATION OF LEGAL METROLOGY (OIML), the metrological requirements of water meters are defined by the values of Q1, Q2, Q3 and Q4, which are described in [Table 9-3](#).

Table 9-3. Flow-Rate Zones per OIML

FLOW RATE ZONE	DESCRIPTION
Q1	Lowest flow rate at which the meter can operate within the maximum permissible errors.
Q2	Flow rate between the permanent flow rate and the minimum flow rate that divides the flow rate range into two zones, the upper flow rate zone and the lower flow rate zone, each characterized by its own maximum permissible errors.
Q3	Highest flow rate within the rated operating condition at which the meter can operate within the maximum permissible errors.
Q4	Highest flow rate at which the meter can operate for a short period of time within the maximum permissible errors, while maintaining the metrological performance of the meter when the meter is subsequently operating within the rated operating conditions.

A water meter is designated by the numerical value of Q3 in m³/h and the ratio Q3/Q1. The value of Q3 and the ratio of Q3/Q1 are selected from the lists provided in the OIML standards.

Water meters have to be designed and manufactured such that their errors do not exceed the maximum permissible errors (MPE) defined in the standards. For example, in OIML standards, water meters need to be designated as either accuracy class 1 or accuracy class 2, according to the requirements.

For class 1 water meters, the maximum permissible error in the upper flow rate zone ($Q2 \leq Q \leq Q4$) is $\pm 1\%$, for temperatures from 0.1°C to 30°C, and $\pm 2\%$ for temperatures greater than 30°C. The maximum permissible error for the lower flow-rate zone ($Q1 \leq Q < Q2$) is $\pm 3\%$, regardless of the temperature range.

For class 2 water meters, the maximum permissible error for the upper flow rate zone ($Q2 \leq Q \leq Q4$) is $\pm 2\%$, for temperatures from 0.1°C to 30°C, and $\pm 3\%$ for temperatures greater than 30°C. The maximum permissible error for the lower flow rate zone ($Q1 \leq Q < Q2$) is $\pm 5\%$ regardless of the temperature range.

The flow meter accuracy specified in the standards dictates the required accuracy in the electronics used for driving the ultrasonic transducers, circuits in the receiver path, and time measurement sub circuits. The stringent accuracy required at lower flow rates would require a very low noise signal chain in the transmitter and receiver circuits used in ultrasonic flow meters, as well as the ability to measure picosecond time intervals.

9.2.2.2.2 Transit-Time in Ultrasonic Flow Meters

Transit-time ultrasonic flow meters works based on the principle that sound waves in a moving fluid travel faster in the direction of flow (downstream), and slower in the opposite direction of flow (upstream).

The system requires at least two transducers. The first transducer operates as a transmitter during the upstream cycle and as a receiver during the downstream cycle, and the second transducer operates as a receiver during the upstream cycle and as a transmitter during the downstream cycle. An ultrasonic flow meter operates by alternating transmit and receive cycles between the pair of transducers and accurately measuring the time-of-flight both directions.




Figure 9-8. Relation Between Transmit and Receive Pulses Upstream/Downstream

In this example, the upstream TOF is defined as:

$$t_{BA} = \frac{l}{(c - v)} \quad (8)$$

where

- l is the path length between the two transducers in meters (m)
- c is the speed of sound in water in meters per second (m/s)
- v is the velocity of the water in the pipe in meters per second (m/s)

In this example, the downstream TOF is defined as:

$$t_{AB} = \frac{l}{(c + v)} \quad (9)$$

where

- l is the path length between the two transducers in meters (m)
- c is the speed of sound in water in meters per second (m/s)
- v is the velocity of the water in the pipe in meters per second (m/s)

The difference of TOF is defined as:

$$\Delta TOF = t_{BA} - t_{AB} \quad (10)$$

where

- t_{BA} is the upstream TOF from transducer B to transducer A in seconds (s)
- t_{AB} is the downstream TOF from transducer A to transducer B in seconds (s)

After the difference in time-of-flight (ΔTOF) is calculated, the water velocity inside the pipe can be related to the ΔTOF using the following equation:

$$v = \frac{\Delta TOF \times c^2}{2 \times l} \quad (11)$$

where

- c is the speed of sound in water in meters per second (m/s)
- l is the path length between the two transducers in meters (m)

Finally, the mass flow rate can be calculated as follows:

$$Q = k \times v \times A \quad (12)$$

where

- k is the flow meter constant
- v is the velocity of the water in the pipe in meters per second (m/s)
- A is the cross-section area of the pipe in meters-squared (m^2)

9.2.2.2.3 ΔTOF Accuracy Requirement Calculation

Based on the minimum mass flow requirement and accuracy requirements in [Table 9-2](#), the ΔTOF accuracy needed can be calculated as follows:

1. Convert the mass flow rate to m^3/s :

$$Q = (0.015 \text{ m}^3/h) \left(\frac{1 \text{ h}}{3600 \text{ s}} \right) = 4.167 \times 10^{-6} \text{ m}^3/s$$

2. Calculate the flow velocity assuming $k = 1$:

$$v = \frac{Q}{kA} = \frac{4.167 \times 10^{-6} \text{ m}^3/s}{\pi \left(\frac{0.015 \text{ m}}{2} \right)^2} = 0.0236 \text{ m/s}$$

3. Calculate the ΔTOF for the given speed of sound. In this example, a speed of sound $c = 1400 \text{ m/s}$ is assumed:

$$\Delta TOF = \frac{2 \times l \times v}{c^2} = \frac{(2)(0.06 \text{ m})(0.0236 \text{ m/s})}{1400 \text{ m/s}^2} = 1.445 \text{ ns}$$

4. The requirement of 5% accuracy for minimum flow will result in a ΔTOF accuracy of:

$$\Delta TOF_{error} = (0.05)(1.445 \text{ ns}) = 72.25 \text{ ps}$$

For this reason, this system requires a high accuracy timer/stopwatch that can measure the lower flow rate state.

9.2.2.2.4 Operation

The TDC1000-Q1 is used to drive the transmitter, amplify and filter the received signal and conditioning the echo for START and STOP pulse generation. The TDC7200 ps-accurate timer is used to measure the time

interval between the rising edge of the START pulse and the rising edge of the STOP pulse produced by the TDC1000-Q1.

The microcontroller should first configure the TDC7200 and the TDC1000-Q1 for the measurement. When the microcontroller issues a start command to the TDC7200 through the SPI interface, the TDC7200 sends a trigger pulse to the TRIGGER pin of the TDC1000-Q1. When the TDC1000-Q1 drives the transmit transducer, a synchronous START pulse is produced on the START pin, which commands the TDC7200 to start the counters. When a valid echo pulse is received on the receive transducer, the TDC1000-Q1 generates a STOP pulse on the STOP pin, which commands the TDC7200 to stop the counters. This procedure is repeated for the upstream and downstream cycles.

A temperature measurement can be performed and the result can be used to correct for temperature dependency of the speed of sound.

9.2.2.3 Application Curves

The following figures show data and histograms created with data collected under a zero flow condition at room temperature. A simple offset calibration has been applied, where the overall average of the data is subtracted from the data.




Figure 9-9. Calibrated Raw and Averaged Delta Time-of-Flight Data




Figure 9-10. Raw Calibrated Data Histogram




Figure 9-11. 10x Running Average Data Histogram

9.3 Power Supply Recommendations

The analog circuitry of the TDC1000-Q1 is designed to operate from an input voltage supply range between 2.7 V and 5.5 V. TI recommends to place a 100-nF ceramic bypass capacitor to ground as close as possible to the VDD pins. In addition, an electrolytic or tantalum capacitor with value greater than 1 μ F is recommended. The

bulk capacitor does not need to be in close vicinity with the TDC1000-Q1 and could be close to the voltage source terminals or at the output of the voltage regulators powering the TDC1000-Q1.

The IO circuitry of the TDC1000-Q1 is designed to operate from an input voltage supply range between 1.8 V and 5.5 V. The IO voltage supply (V_{IO}) can be lower than the analog voltage supply (V_{DD}), but the IO voltage should not exceed the analog voltage. TI also recommends to place a 100-nF ceramic bypass capacitor to ground as close as possible to the VIO pin. If a separate source or regulator is used for VIO, an additional electrolytic or tantalum capacitor with value greater than 1 μ F is recommended.

In some cases an additional 10- μ F bypass capacitor may further reduce the supply noise.

9.4 Layout

9.4.1 Layout Guidelines

- In a 4-layer board design, the recommended layer stack order from top to bottom is: signal, ground, power and signal.
- Bypass capacitors should be placed in close proximity to the VDD and VIO pins.
- The length of the START and STOP traces from the DUT to the stopwatch/MCU should be matched to prevent uneven signal delays. Also, avoid unnecessary via-holes on these traces and keep the routing as short/direct as possible to minimize parasitic capacitance on the PCB.
- Match the length of the TX pair from the DUT to the transducers to prevent uneven signal delays from one channel direction to the other.
- Match the length of the RX pair from the transducers to the DUT to prevent uneven signal delays from one channel direction to the other.
- Match the length (or resistance) of the traces leading to the RTD sensors. PCB series resistance will be added in series to the RTD sensors.
- Route the SPI signal traces close together. Place a series resistor at the source of SDO (close to the DUT) and series resistors at the sources of SDI, SCLK and CSB (close to the SPI MCU).

10 Device and Documentation Support

10.1 Device Support

10.1.1 Development Support

For development support see the following:

- [Automotive Ultrasonic Fluid Level/Quality Measurement Reference Design](#)

10.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](#). Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.3 Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

10.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

10.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.6 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TDC1000QPWQ1	Active	Production	TSSOP (PW) 28	48 TUBE	Yes	SN	Level-1-260C-UNLIM	-40 to 125	TDC1000 PWQ1
TDC1000QPWQ1.A	Active	Production	TSSOP (PW) 28	48 TUBE	Yes	SN	Level-1-260C-UNLIM	-40 to 125	TDC1000 PWQ1
TDC1000QPWRQ1	Active	Production	TSSOP (PW) 28	2500 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	TDC1000 PWQ1
TDC1000QPWRQ1.A	Active	Production	TSSOP (PW) 28	2500 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	TDC1000 PWQ1

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TDC1000-Q1 :


- Catalog : [TDC1000](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

PW (R-PDSO-G28)

PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
 - D. Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
 - E. Falls within JEDEC MO-153

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025