DL PACKAGE

SCAS209C - APRIL 1992 - REVISED APRIL 1998

- **Member of the Texas Instruments** Widebus™ Family
- Load Clock and Unload Clock Can Be **Asynchronous or Coincident**
- 64 Words by 18 Bits
- Low-Power Advanced CMOS Technology
- Full, Empty, and Half-Full Flags
- **Programmable Almost-Full/Almost-Empty**
- Fast Access Times of 15 ns With a 50-pF Load and All Data Outputs Switching Simultaneously
- Data Rates up to 50 MHz
- 3-State Outputs
- Pin-to-Pin Compatible With SN74ACT7804 and SN74ACT7806
- Packaged in Shrink Small-Outline 300-mil Package Using 25-mil Center-to-Center Spacing

description

A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. The SN74ACT7814 is a 64-word by 18-bit FIFO for high speed and fast access times. It processes data at rates up to 50 MHz and access times of 15 ns in a bit-parallel format.

Data is written into memory on a low-to-high transition at the load clock (LDCK) input and is read out on a low-to-high transition at the unload clock (UNCK) input. The memory is full when the number of words clocked in exceeds the number of words clocked out by 64. When the memory is full, LDCK signals have no effect on the data residing in memory. When the memory is empty, UNCK signals have no effect.

(TOP VIEW) RESET 56 ∏ OE D17 🛮 2 55 Q17 D16 **∏**3 54 ¶ Q16 53 Q15 D15 ∏4 D14 🛮 5 52 GND 51 Q14 D13 **[**]6 D12 Π_7 50 V_{CC} D11 [] 8 49 **∏** Q13 D10 **1**9 48 Q12 V_{CC} [] 10 47 Q11 D9 [] 11 46 Q10 45 🛮 Q9 D8 🛮 12 GND 1 13 44 II GND D7 ∏ 43 **∏** Q8 14 42 Q7 D6 🛮 15 41 🛮 Q6 D5 **∏**16 D4 Π 40 ∏ Q5 17 ДЗ П 18 39 V_{CC} D2 **1**19 38 **∏** Q4 37 Q3 D1 [20 D0 []21 36∏ Q2 HF **∏**22 35 ∏ GND PEN 34 🛮 Q1 23 AF/AE [24 33 Q0 LDCK II 25 32 II UNCK NC 26 31 NC NC 1 27 30 NC FULL 28 29 EMPTY

Status of the FIFO memory is monitored by the full (FULL), empty (EMPTY), half-full (HF), and almost-full/almost-empty (AF/AE) flags. The FULL output is low when the memory is full and high when the memory is not full. The EMPTY output is low when the memory is empty and high when it is not empty. The HF output is high when the FIFO contains 32 or more words and is low when it contains 31 or fewer words. The AF/AE status flag is a programmable flag. The first one or two low-to-high transitions of LDCK after reset are used to program the almost-empty offset value (X) and the almost-full offset value (Y) if program enable (PEN) is low. The AF/AE flag is high when the FIFO contains X or fewer words or (64 - Y) or more words. The AF/AE flag is low when the FIFO contains between (X + 1) and (63 - Y) words.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments Incorporated


STRUMENTS

description (continued)

A low level on the reset (RESET) input resets the internal stack pointers and sets FULL high, HF low, and EMPTY low. The Q outputs are not reset to any specific logic level. The FIFO must be reset upon power up. The first word loaded into empty memory causes EMPTY to go high and the data to appear on the Q outputs. It is important to note that the first word does not have to be unloaded. The data outputs are noninverting with respect to the data inputs and are in the high-impedance state when the output-enable (OE) input is high.

The SN74ACT7814 is characterized for operation from 0°C to 70°C.


logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



functional block diagram



Terminal Functions

TE	RMINAL		DECORPTION
NAME	NO.	I/O	DESCRIPTION
AF/AE	24	0	Almost-full/almost-empty flag. Depth-offset values can be programmed for AF/AE, or the default value of 8 can be used for both the almost-empty offset (X) and the almost-full offset (Y). AF/AE is high when memory contains X or fewer words or (64 – Y) or more words. AF/AE is high after reset.
D0-D17	2–9, 11–12, 14–21	ı	18-bit data input port
EMPTY	29	0	Empty flag. EMPTY is high when the FIFO memory is not empty; EMPTY is low when the FIFO memory is empty or upon assertion of RESET.
FULL	28	0	Full flag. FULL is high when the FIFO memory is not full or upon assertion of RESET; FULL is low when the FIFO memory is full.
HF	22	0	Half-full flag. HF is high when the FIFO memory contains 32 or more words. HF is low after reset.
LDCK	25	- 1	Load clock. Data is written to the FIFO on the rising edge of LDCK when FULL is high.
ŌĒ	56	- 1	Output enable. When OE is high, the data outputs are in the high-impedance state.
PEN	23	-	Program enable. After reset and before the first word is written to the FIFO, the binary value on D0–D4 is latched as an AF/AE offset value when PEN is low and WRTCLK is high.
Q0-Q17	33–34, 36–38, 40–43, 45–49, 51, 53–55	0	18-bit data output port
RESET	1	I	Reset. A low level on RESET resets the FIFO and drives FULL high and HF and EMPTY low.
UNCK	32	I	Unload clock. Data is read from the FIFO on the rising edge of UNCK when EMPTY is high.



SCAS209C - APRIL 1992 - REVISED APRIL 1998

offset values for AF/AE

The AF/AE flag has two programmable limits: the almost-empty offset value (X) and the almost-full offset value (Y). They can be programmed after the FIFO is reset and before the first word is written to memory. The AF/AE flag is high when the FIFO contains X or fewer words or (64 - Y) or more words.

To program the offset values, \overline{PEN} can be brought low after reset only when LDCK is low. On the following low-to-high transition of LDCK, the binary value on D0–D4 is stored as the almost-empty offset value (X) and the almost-full offset value (Y). Holding \overline{PEN} low for another low-to-high transition of LDCK reprograms Y to the binary value on D0–D4 at the time of the second LDCK low-to-high transition. Writes to the FIFO memory are disabled while the offsets are programmed. A maximum value of 31 can be programmed for either X or Y (see Figure 1). To use the default values of X = Y = 8, \overline{PEN} must be held high.




Figure 1. Programming X and Y Separately






Figure 2. Write, Read, and Flag Timing Reference

SCAS209C - APRIL 1992 - REVISED APRIL 1998

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

recommended operating conditions

					'ACT7814-25		'ACT7814-40		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage		4.5	5.5	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage		2		2		2		V
VIL	Low-level input voltage			0.8		0.8		0.8	V
ІОН	High-level output current	Q outputs, flags		-8		-8		-8	mA
1	Lour lovel output ourroat	Q outputs		16		16		16	mA
IOL	Low-level output current	Flags		8		8		8	IIIA
TA	Operating free-air temperature		0	70	0	70	0	70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER		TEST CONDIT	ONS	MIN	TYP‡	MAX	UNIT
Vон		$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -8 \text{ mA}$		2.4			V
V/01	Flags	$V_{CC} = 4.5 \text{ V},$	$I_{OL} = 8 \text{ mA}$				0.5	V
VOL	Q outputs	$V_{CC} = 4.5 \text{ V},$	$I_{OL} = 16 \text{ mA}$				0.5	V
II		$V_{CC} = 5.5 \text{ V},$	$V_I = V_{CC}$ or 0				±5	μΑ
loz		$V_{CC} = 5.5 \text{ V},$	$V_O = V_{CC}$ or 0				±5	μΑ
Icc		$V_{I} = V_{CC} - 0.2 V$	or 0				400	μΑ
∆lcc§		V _C C = 5.5 V,	One input at 3.4 V,	Other inputs at V _{CC} or GND			1	mA
Ci		V _I = 0,	f = 1 MHz			4		pF
Со		$V_{O} = 0,$	f = 1 MHz			8		pF

 $^{^{\}ddagger}$ All typical values are at V_{CC} = 5 V, T_A = 25°C.



[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The package thermal impedance is calculated in accordance with JESD 51.

[§] This is the supply current for each input that is at one of the specified TTL voltage levels rather 0 V or VCC.

SCAS209C - APRIL 1992 - REVISED APRIL 1998

timing requirements over recommended operating conditions (see Figures 1 through 3)

			'ACT78	314-20	'ACT78	14-25	'ACT78	14-40	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
fclock	Clock frequency			50		40		25	MHz
		LDCK high or low	7		8		12		
١.	tw Pulse duration	UNCK high or low	7		8		12		ns
l t _W	ruise duration	PEN low	7		8		12		113
		RESET low			10		12		
		D0-D17 before LDCK↑	5		5		5		
t _{su}	Setup time	PEN before LDCK↑	5		5		5		ns
		LDCK inactive before RESET high	5		6		6		
		D0-D17 after LDCK↑	0		0		0		
 	Hold time	LDCK inactive after RESET high	5		6		6		
t _h	HOIU IIIIIE	PEN low after LDCK↑	3		3		3		ns
		PEN high after LDCK↓	0		0		0		

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 3)

DADAMETED	FROM	то	'A	CT7814-:	20	'ACT78	14-25	'ACT78	LINUT	
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP [†]	MAX	MIN	MAX	MIN	MAX	UNIT
f _{max}	LDCK or UNCK		50			40		25		MHz
	LDCK↑	Amy O	9		20	9	22	9	24	
^t pd	UNCK1	Any Q	6	11.5	15	6	18	6	20	ns
t _{pd} ‡	UNCK↑	Any Q		10.5						ns
^t PLH	LDCK↑	EMPTY	6		15	6	17	6	19	ns
	UNCK [↑]	=145=14	6		15	6	17	6	19	
^t PHL	RESET low	EMPTY	4		16	4	18	4	20	ns
	LDCK↑	FULL	6		15	6	17	6	19	
t	UNCK [↑]		6		15	6	17	6	19	ns
^t PLH	RESET low	FULL	4		18	4	20	4	22	
.	LDCK↑	AF/AE	7		18	7	20	7	22	no
^t pd	UNCK↑	AF/AE	7		18	7	20	7	22	ns
tour	RESET low	AF/AE	2		10	2	12	2	14	ne
^t PLH	LDCK↑	HF	5		18	5	20	5	22	ns
+=	UNCK↑	HF	7		18	7	20	7	22	ns
^t PHL	RESET low	ПГ	3		12	3	14	3	16	
t _{en}	ŌĒ	Any Q	2		9	2	10	2	11	ns
t _{dis}	ŌĒ	Any Q	2		10	2	11	2	12	ns


operating characteristics, V_{CC} = 5 V, T_A = 25°C

	PARAMETER	TEST CO	TYP	UNIT		
C _{pd}	Power dissipation capacitance per FIFO channel	Outputs enabled	$C_L = 50 \text{ pF},$	f = 5 MHz	53	pF



 $[\]uparrow$ All typical values are at V_{CC} = 5 V, T_A = 25°C. \uparrow This parameter is measured at C_L = 30 pF (see Figure 4).

PARAMETER MEASUREMENT INFORMATION




NOTE A: C_L includes probe and jig capacitance.

Figure 3. Load Circuit and Voltage Waveforms



TYPICAL CHARACTERISTICS



APPLICATION INFORMATION




Figure 6. Word-Width Expansion: 64×36 Bits







10-Jun-2014

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty		Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN74ACT7814-20DL	ACTIVE	SSOP	DL	56	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	ACT7814-20	Samples
SN74ACT7814-20DLR	ACTIVE	SSOP	DL	56	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	ACT7814-20	Samples
SN74ACT7814-25DL	ACTIVE	SSOP	DL	56	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	ACT7814-25	Samples
SN74ACT7814-40DL	ACTIVE	SSOP	DL	56	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	ACT7814-40	Samples
SN74ACT7814-40DLR	ACTIVE	SSOP	DL	56	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	ACT7814-40	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

10-Jun-2014

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


PACKAGE MATERIALS INFORMATION

14-Jul-2012 www.ti.com


TAPE AND REEL INFORMATION

REEL DIMENSIONS





TAPE DIMENSIONS




A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

TAPE AND REEL INFORMATION

*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ACT7814-20DLR	SSOP	DL	56	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1
SN74ACT7814-40DLR	SSOP	DL	56	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1

www.ti.com 14-Jul-2012




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ACT7814-20DLR	SSOP	DL	56	1000	367.0	367.0	55.0
SN74ACT7814-40DLR	SSOP	DL	56	1000	367.0	367.0	55.0

DL (R-PDSO-G56)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom Amplifiers amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID <u>www.ti-rfid.com</u>

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com/omap

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>