Features

1Msps, μP-Compatible, 8-Bit ADC with 1μA Power-Down

General Description

The MAX153 high-speed, microprocessor (μP)-compatible, 8-bit analog-to-digital converter (ADC) uses a half-flash technique to achieve a 660ns conversion time, and digitizes at a rate of 1M samples per second (Msps). It operates with single +5V or dual $\pm 5V$ supplies and accepts either unipolar or bipolar inputs. A POWER-DOWN pin reduces current consumption to a typical value of $1\mu A$ (with 5V supply). The part returns from power-down to normal operating mode in less than 200ns, providing large reductions in supply current in applications with burst-mode input signals.

The MAX153 is DC and dynamically tested. Its μP interface appears as a memory location or input/output port that requires no external interface logic. The data outputs use latched, three-state buffered circuitry for direct connection to a μP data bus or system input port. The ADC's input/reference arrangement enables ratiometric operation.

Applications

Cellular Telephones

Portable Radios

Battery-Powered Systems

Burst-Mode Data Acquisition

Digital-Signal Processing

Telecommunications

High-Speed Servo Loops

▼ Power-Op/Power-Down

660ns Conversion Time


- ♦ Power-Up/Power-Down in 200ns
- ♦ Internal Track/Hold
- 1Msps Throughput
- Low Power: 40mW (Operating Mode) 5μW (Powerdown Mode)
- 1MHz Full-Power Bandwidth
- 20-Pin Narrow DIP, SO and SSOP Packages
- ♦ No External Clock Required
- Unipolar/Bipolar Inputs
- ♦ Single +5V or Dual ±5V Supplies
- ◆ Ratiometric Reference Inputs

Ordering Information


PART	TEMP. RANGE	PIN-PACKAGE
MAX153CPP	0°C to +70°C	20 Plastic DIP
MAX153CWP	0°C to +70°C	20 Wide SO
MAX153CAP	0°C to +70°C	20 SSOP***
MAX153C/D	0°C to +70°C	Dice*
MAX153EPP	-40°C to +85°C	20 Plastic DIP
MAX153EWP	-40°C to +85°C	20 Wide SO
MAX153EAP	-40°C to +85°C	20 SSOP***
MAX153MJP	-55°C to +125°C	20 CERDIP**

- * Contact factory for dice specifications.
- ** Contact factory for availability and processing to MIL-STD-883.
- *** Contact factory for availability of SSOP packages.

Functional Diagram



Pin Configuration



/VI/IXI/VI -

Maxim Integrated Products 1

Call toll free 1-800-998-8800 for free samples or literature.

ABSOLUTE MAXIMUM RATINGS

V _{DD} to GND0.3V to +7V
Vss to GND +0.3V to -7V
Digital Input Voltage to GND +0.3V, VDD + 0.3V
Digital Output Voltage to GND0.3V, VDD + 0.3V
VREF+ to GND Vss -0.3V to V _{DD} + 0.3V
VREF- to GND Vss -0.3V to V _{DD} + 0.3V
Visito GND Vee -0.3V to Von + 0.3V

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{DD} = +5V \pm 5\%, GND = 0V; Unipolar Input Range: Vss = GND, VREF+ = 5V, VREF- = GND; Bipolar Input Range: Vss = -5V \pm 5\%, VREF+ = 2.5V, VREF- = -2.5V; 100% production tested, specifications are given for RD Mode (Pin 7 = GND), Ta = TmiN to Tmax. unless otherwise noted.)$

PARAMETER	SYMBOL	CONDI	MIN	TYP	MAX	UNITS	
ACCURACY							
Resolution	N			8			Bits
Total Unadjusted Error	TUE	Unipolar range	• • •			±1	LSB
Differential Nonlinearity	DNL	No missing codes gua	ranteed			±1	LSB
Zero-Code Error		Bipolar input range				±1	LSB
Full-Scale Error		Bipolar input range				±1	LSB
DYNAMIC PERFORMANCE (Note	1)						
Signal-to-Noise Plus Distortion	S/(N+D)	MAX153C/E, fSAMPLE = 1MHz, fin =	: 195.8kHz	45			dB
Ratio	3/(11+12)	MAX153M, fSAMPLE = 740kHz, fin = 195.7kHz		-10			
Total Harmonic Distortion	THD	MAX153C/E, f _{SAMPLE} = 1MHz, f _{IN} = 195.8kHz			-50	-50	dB
Total Harmonic Distortion	1110	MAX153M, fSAMPLE = 740kHz, fin = 195.7kHz					u.D
Peak Harmonic or Spurious Noise		MAX153C/E, fSAMPLE = 1MHz, fin =	= 195.8kHz			-50	dB
Peak Harmonic or Spunous Noise		MAX153M, f _{SAMPLE} = 740kHz, f _{IN} = 195.7kHz				-50	GB
Conversion Time (WR-RD Mode) (Note 2)	tcwr	$T_A = +25^{\circ}C$, $t_{RD} < t_{INTL}$, $C_L = 20pF$				660	ns
		T _A = +25°C				700	
Conversion Time (RD Mode)	tord	TA = TMIN to TMAX	MAX153C/E			875	ns
		MAX153M				975	
Full-Power Input Bandwidth		$V_{IN} = 5V_{p-p}$			1		MHz
Input Slew Rate				3.14	15		V/µs

2		
---	--	--

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD} = +5V \pm 5\%, GND = 0V; Unipolar Input Range: Vss = GND, VREF+ = 5V, VREF- = GND; Bipolar Input Range: Vss = -5V \pm 5\%, VREF+ = 2.5V, VREF- = -2.5V; 100% production tested, specifications are given for RD Mode (Pin 7 = GND), TA = TMIN to TMAX,$ unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
ANALOG INPUT							
Input Voltage Range	VIN			VREF-		VREF+	V
Input Leakage Current	liN	-5V ≤ V _{IN} ≤ 5V				±3	μА
Input Capacitance	CIN				22		pF
REFERENCE INPUT							
Reference Resistance	RREF			1	2	4	kΩ
VREF+ Input Voltage Range				VREF-		V _{DD}	V
VREF- Input Voltage Range				Vss		VREF+	V
LOGIC INPUTS							
In a delicate Malana	14	CS, WR, RD, PWRDN		2.4			V
Input High Voltage	VINH	MODE		3.5			
In a children Malka and	\/	CS, WR, RD, PWRDN				0.8	V
Input Low Voltage	V _{INL}	MODE				1.5]
-		CS, RD, PWRDN				1	
Input High Current	INH	WR				3	μΑ
		MODE			50	200	
Input Low Current	INL	CS, WR, RD, PWRDN				±1	μΑ
Input Capacitance (Note 3)	CIN	CS, RD, WR, PWRDN,	MODE		5	8	pF
LOGIC OUTPUTS							
O 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1	14-	ISINK = 1.6mA, INT, DO)-D7			0.4	V
Output Low Voltage	VOL	RDY, ISINK = 2.6mA				0.4]
Output High Voltage	Voн	ISOURCE = 360µA, INT	, D0-D7	4			V
Floating State Current	ILKG	D0-D7, RDY				±3	μА
Floating Capacitance (Note 3)	Соит	D7-D0, RDY			5	8	pF
POWER REQUIREMENTS							
V _{DD}	V _{DD}	±5% for specified accu	ıracy		5		V
Vss (Unipolar Operation)	Vss				GND		V
Vss (Bipolar Operation)	V _{SS}	±5% for specified accuracy			-5		V
	1	$\overline{CS} = \overline{RD} = 0V$	MAX153C		8	15	mA
V _{DD} Supply Current	lDD	PWRDN = 5V	MAX153E/M		8	20	1 1112
Power-Down V _{DD} Current		CS = RD = 5V, PWRDN = 0V (Note 4)			1	100	μА
V _{SS} Supply Current	Iss	CS = RD = 0V, PWRDN	√ = 5V		25	100	μА
Power-Down Vss Current		$\overline{CS} = \overline{RD} = 5V, \overline{PWRDN} = 0V$			12	100	μА
Power-Supply Rejection	PSR	V _{DD} = 4.75V to 5.25V, VREF+ = 4.75V max, unipolar mode			±1/16	±1/4	LSB

Note 1: Bipolar input range, $V_{IN} = \pm 2.5 V_{p-p}$, WR-RD mode Note 2: See Figure 1 for load circuit. Parameter defined as the time required for the output to cross +0.8V or +2.4V.

Note 3: Guaranteed by design.

Note 4: Tested with CS, RD, PWRDN at CMOS logic levels. Power-down current increases to several hundred μA at TTL levels.

TIMING CHARACTERISTICS (Note 5)

 $(V_{DD} = +5V \pm 5\%, V_{SS} = 0V)$ for Unipolar Input Range, $V_{SS} = -5V \pm 5\%$ for Bipolar Input Range, 100% production tested, $T_{A} = +25$ °C, unless otherwise noted.)

PARAMETER	SYMBOL	C	ONDITIONS	MIN	TYP	MAX	UNITS	
CS to RD/WR Setup Time	tcss			0			ns	
CS to RD/WR Hold Time	tcsH			0			ns	
00 to 00 to 0		$C_L = 50pF$				70		
CS to RDY Delay (Note 6)	tRDY	$T_A = T_{MIN}$ to T_{MAX}	MAX153C/E			85	ns	
		C _L = 50pF	MAX153M			100		
		C _L = 20pF				t _{CRD} +25		
		TA = TMIN to TMAX.	MAX153C/E			t _{CRD} +30		
Data-Access Time (RD Mode) (Note 2)	tACCO	$C_L = 20pF$	MAX153M			t _{CRD} +35	ns	
(ND Mode) (Note 2)		C _L = 100pF				tcRD+50]	
		TA = TMIN to TMAX, CL = 100pF	MAX153C/E			tCRD+65		
		$C_L = 100pF$	MAX153M			t _{CRD} +75		
		C _L = 50pF			50	80		
RD to INT Delay (RD Mode)	tinth	TA = TMIN to TMAX,	MAX153C/E			85	ns	
(CL = 50pF	MAX153M			90		
						60		
Data-Hold Time (Note 7)	tрн	T. T to T	MAX153C/E			70	ns	
,		$T_A = T_{MIN}$ to T_{MAX}	MAX153M			80		
Delay Time Between			1	160				
Conversions	tp	T T 4- T	MAX153C/E	185			ns	
Acquisition Time)		$T_A = T_{MIN}$ to T_{MAX}	MAX153M	260				
		-		0.250		10		
Write Pulse Width	twn	T. T	MAX153C/E	0.280		10	μs	
		$T_A = T_{MIN}$ to T_{MAX}	MAX153M	0.400		10		
				250				
Delay Time Between WR and RD Pulses	tRD	T. T 40 T.	MAX153C/E	350			ns	
771. GITO 11D 1 01003		$T_A = T_{MIN}$ to T_{MAX}	MAX153M	450			7	
RD Pulse Width		Figure 6		160				
(WR-RD Mode)	tREAD1	$T_A = T_{MIN}$ to T_{MAX} .	MAX153C/E	205			ns	
Determined by tACC1		Figure 6	MAX153M	240			1	

4	4	 1×1/1

1Msps, μ P-Compatible, 8-Bit ADC with 1 μ A Power-Down

TIMING CHARACTERISTICS (Note 4) (continued)

 $(V_{DD} = +5V \pm 5\%, V_{SS} = 0V \text{ for Unipolar Input Range, } V_{SS} = -5V \pm 5\% \text{ for Bipolar Input Range, } 100\% \text{ production tested, } T_A = +25^{\circ}C, \text{ unless otherwise noted.})$

PARAMETER	SYMBOL	Co	ONDITIONS	MIN	TYP	MAX	UNITS								
		C _L = 20pF, Figure 6				160									
Data-Access Time		TA = TMIN to TMAX.	MAX153C/E			205	1								
(WR-RD Mode) (Note 2)	t _{ACC1}	C _L = 20pF, Figure 6	MAX153M			240	ns								
tro < tinl		C _L = 100pF, Figure 6				185	1								
		TA = TMIN to TMAX.	MAX153C/E			235	1								
		C _L = 100pF, Figure 6	MAX153M			275									
						150	1								
RD to INT Delay	tRI	TA = TMIN to TMAX	MAX153C/E			185	ns								
		I A = IMIN TO IMAX	MAX153M			220	1								
· · ·		C _L = 50pF			380	500									
WR to INT Delay	tINTL	TA = TMIN to TMAX.	MAX153C/E			610	ns								
		C _L = 50pF	MAX153M			700									
RD Pulse Width		Figure 5		65											
(WR-RD Mode) Determined by tACC2	tREAD2	T _A = T _{MIN} to T _{MAX} , Figure 5	MAX153C/E	75			ns								
tRD > tINTL			MAX153M	85											
		C _L = 20pF, Figure 5				65									
Data-Access Time									TA = TMIN to TMAX,	MAX153C/E			75		
(WR-RD Mode)	tACC2	$C_L = 20pF, Figure 5$	MAX153M			85	ns								
(Note 2) trD > tintL										C _L = 100pF, Figure 5				90	
		TA = TMIN to TMAX,	MAX153C/E			110									
		C _L = 100pF, Figure 5	MAX153M			130	1								
		C _L = 50pF				80									
WR to INT Delay (Pipe-Lined Mode)	tiHWR	TA = TMIN to TMAX.	MAX153C/E			100	ns								
(*		TA = TMIN to TMAX, CL = 50pF	MAX153M			120									
		C _L = 20pF				30									
Data-Access Time		$T_A = T_{MIN}$ to T_{MAX} ,	MAX153C/E			35	ns								
	tiD	C _L = 20pF	MAX153M			40									
After INT (Note 2)		C _L = 100pF	•			45	1								
		TA = TMIN to TMAX.	MAX153C/E			60									
		$T_A = T_{MIN}$ to T_{MAX} , $C_L = 100pF$	MAX153M			70									

N	ote	• 5	: In	put contro	l signals are	e specified with t	$r = t_f = 5ns$,	10% to 90% of 4	⊦5V and 1	imed from a 1	.6V vc	oltage level
		-	_		.,,							-

Note 6: $R_L = 5.1k\Omega$ pull-up resistor.

Note 7: See Figure 2 for load circuit. Parameter defined as the time required for data lines to change 0.5V.

/VI/IXI/VI 5					
	ノレーノース・レノレー				5




Figure 1. Load Circuits for Data-Access Time Test








Figure 2. Load Circuits for Data-Hold Time Test

Typical Operating Characteristics









SAMPLE FREQUENCY = 94 97 KHZ 84.72kHz (±2.5V) SAMPLE FREQUENCY = 500kHz IMD: 2ND-ORDER TERMS = -66.2dB 3RD-ORDER TERMS = -60.0dB

______/NIXI/VI

Pin Description

PIN	NAME	FUNCTION
1	VIN	Analog Input. Range is VREF- ≤ V _{IN} ≤ VREF+.
2	D0	Three-State Data Output (LSB)
3-5	D1-D3	Three-State Data Outputs
6	WR/RDY	WRITE Control Input/READY Status Output*
7	MODE	MODE Selection Input is internally pulled low with a 50µA current source. MODE = 0 activates read mode. MODE = 1 activates write-read mode*
8	RD	READ Input. must be low to access data.*
9	ĪNT	INTERRUPT Output goes low to indicate end of conversion.*
10	GND	Ground
11	VREF-	Lower limit of reference span. Sets the zero- code voltage. Range is V _{SS} ≤ VREF- < VREF+.
12	VREF+	Upper limit to reference span. Sets the full-scale input voltage. Range is VREF- < VREF+ ≤ VDD.
13	CS	CHIP SELECT Input must be low for the device to recognize WR or RD inputs.
14-16	D4-D6	Three-State Data Outputs
17	D7	Three-State Data Output (MSB)
18	PWRDN	POWERDOWN Input. reduces supply current when low. CS must be high during power-down.
19	V _{SS}	Negative Supply. Unipolar: V _{SS} = 0V, Bipolar: V _{SS} = -5V
20	V_{DD}	Positive Supply, +5V

^{*} See Digital Interface section.

Detailed DescriptionConverter Operation

The MAX153 uses a half-flash conversion technique (see Functional Diagram) in which two 4-bit flash ADC sections achieve an 8-bit result. Using 15 comparators, the flash ADC compares the unknown input voltage to the reference ladder and provides the upper 4 data bits.

An internal digital-to-analog converter (DAC) uses the 4 most significant bits (MSBs) to generate the analog result from the first flash conversion and a residue voltage that is the difference between the unknown input and the DAC voltage. The residue is then compared again with the flash comparators to obtain the lower 4 data bits (LSBs).

Power-Down Mode

In burst-mode or low sample-rate applications, the MAX153 can be shut down between conversions, reducing supply current to microamp levels. A TTL/CMOS logic low on the PWRDN pin shuts the device down, reducing supply current to typically 1µA when powered from a single 5V supply. CS must be high when powerdown is used. A logic high on PWRDN wakes up the MAX153. A new conversion can be started (WR asserted low) within 360ns of the PWRDN pin being driven high (200ns to power up plus 160ns for track/hold acquisition). If power-down mode is not required, connect PWRDN to VDD.

Once the MAX153 is in power-down mode, lowest supply current is drawn with MODE low (RD mode) due to an internal 50µA pull-down resistor at this pin. \overline{CS} must remain high during shutdown because the MAX153 may attempt to start a conversion that it cannot complete. In addition, for minimum current consumption, other digital inputs should remain stable in power-down. RDY, an open-drain output (in RD mode), will then fall and remain low throughout power-down, sinking additional supply current unless \overline{CS} remains high. Refer to the *Reference* section for information on reducing reference current during power-down.

Digital Interface

The MAX153 has two basic interface modes set by the status of the MODE input pin. When MODE is low, the converter is in the RD mode; when MODE is high, the converter is set up for the WR-RD mode.

Read Mode (MODE = 0)

In RD mode, conversion control and data access are controlled by the \overline{RD} input (Figure 4). The comparator inputs track the analog input voltage for the duration of tp. A minimum of 160ns is required for the input to be acquired. A conversion is initiated by driving \overline{RD} low. With μPs that can be forced into a wait state, hold \overline{RD} low until output data appears. The μP starts the conversion, waits, and then reads data with a single read instruction.

 $\overline{\text{WR}/\text{RDY}}$ is configured as a status output (RDY) in RD mode, where it can drive the ready or wait input of a μP . RDY is an open-collector output (with no internal pull-up) that goes low after the falling edge of $\overline{\text{CS}}$ and goes high at the end of the conversion. If not used, the $\overline{\text{WR}/\text{RDY}}$ pin can be left unconnected. The $\overline{\text{INT}}$ output goes low at the end of the conversion and returns high on the rising edge of $\overline{\text{CS}}$ or $\overline{\text{RD}}$.

/	X	1/	~

Write-Read Mode (MODE = 1)

Figures 5 and 6 show the operating sequence for the write-read (WR-RD) mode. TThe comparator inputs track the analog input voltage for the duration of tp. A minimum of 160ns is required for the input voltage to be acquired. The conversion is initiated by a falling edge of \overline{WR} . When \overline{WR} returns high, the 4 MSBs flash result is latched into the output buffers and the 4 LSBs conversion begins. \overline{INT} goes low about 380ns later, indicating conversion end, and the lower 4 data bits are latched into the output buffers. The data is then accessible 65ns to 130ns after \overline{RD} goes low (see \overline{Timing} Characteristics).

If an externally controlled conversion time is required, drive \overline{RD} low 250ns after \overline{WR} goes high. This latches the lower 4 data bits and outputs the conversion result on




Figure 4. RD Mode Timing (MODE = 0)




Figure 6. WR-RD Mode Timing ($t_{RD} < t_{INTL}$), Fastest Operating Mode (MODE = 1)

D0–D7. A minimum 160ns delay is required from $\overline{\text{INT}}$ going low to the start of another conversion ($\overline{\text{WR}}$ going low).

Options for reading data from the converter include the following:

Using Internal Delay

The μP waits for the \overline{INT} output to go low before reading the data (Figure 5). \overline{INT} typically goes low 380ns after the rising edge of \overline{WR} , indicating the conversion is complete, and the result is available in the output latch. With \overline{CS} low, data outputs D0–D7 can be accessed by pulling \overline{RD} low. \overline{INT} is then reset by the rising edge of \overline{CS} or \overline{RD} .

Fastest Conversion: Reading Before Delay

An external method of controlling the conversion time is shown in Figure 6. The internally generated delay tINTL




Figure 5. WR-RD Mode Timing $(t_{RD} > t_{INTL})$ (MODE = 1)




Figure 7. Pipe-Lined Mode Timing $(\overline{WR} = \overline{RD})$ (MODE = 1)

/VI/XI/VI

varies slightly with temperature and supply voltage, and can be overridden with $\overline{\text{RD}}$ to achieve the fastest conversion time. $\overline{\text{INT}}$ is ignored, and $\overline{\text{RD}}$ is brought low typically 250ns after the rising edge of $\overline{\text{WR}}$. This completes the conversion and enables the output buffers (D0–D7) that contain the conversion result. $\overline{\text{INT}}$ also goes low after the falling edge of $\overline{\text{RD}}$ and is reset on the rising edge of $\overline{\text{RD}}$ or $\overline{\text{CS}}$. The total conversion time is therefore: $\overline{\text{CWR}} = \overline{\text{tWR}}$ (250ns) + $\overline{\text{tCSH}}$ (0ns) total (250ns) + tACC1 (160ns) = 660ns.

Pipe-Lined Operation

Besides the two standard WR-RD mode options, "pipelined" operation can be achieved by connecting WR and RD together (Figure 7). With CS low, driving WR and RD low initiates a conversion and reads the result of the previous conversion concurrently.

Analog Considerations Reference

Figures 8a-8c show some reference connections. VREF+ and VREF- inputs set the full-scale and zero-input voltages of the ADC. The voltage at VREF- defines the input that produces an output code of all zeros, and the voltage at VREF+ defines the input that produces an output code of all ones.

The internal resistances from VREF+ and VREF- may be as low as $1k\Omega$. Since current is still drawn by the reference inputs during power-down, reference supply current can be reduced during shutdown by using the circuit shown in Figure 8d. A logic-level N-channel MOSFET, connected between VREF- and ground, disconnects the reference load when the ADC enters power-down




Figure 8a. Power Supply as Reference




Figure 8b. External Reference, +2.5V Full Scale




Figure 8c. Input Not Referenced to GND




Figure 8d. An N-channel MOSFET switches off the reference load during power-down.

/VI/IXI/VI

y




Figure 9. Equivalent Input Circuit




Figure 10. RC Network Equivalent Input Model

 $(\overline{PWRDN}$ = low). The FET should have no more than 0.5Ω of on resistance to maintain accuracy.

Bypassing

A 4.7 μ F electrolytic in parallel with a 0.1 μ F ceramic capacitor should be used to bypass VDD to GND. These capacitors should have minimal lead length.

The reference inputs should be bypassed with $0.1 \mu F$ capacitors, as shown in Figures 8a-8c.

Input Current

Figure 9 shows the equivalent circuit of the converter input. When the conversion starts and \overline{WR} is low, VIN is connected to 16 0.6pF capacitors. During this acquisition phase, the input capacitors charge to the input voltage through the resistance of the internal analog switches (about $2k\Omega$). In addition, about 12pF of stray capacitance must be charged. The input can be modeled as an equivalent RC network (Figure 10). As source impedance increases, the capacitors take longer to charge.

The typical 22pF input capacitance allows source resistance as high as $2.2k\Omega$ without setup problems. For

larger resistances, the acquisition time (tp) must be increased.

Conversion Rate

The maximum sampling rate (f_{max}) for the MAX153 is achieved in the WR-RD mode (t_{RD} < t_{INTL}) and is calculated as follows:

$$f_{max} = \frac{1}{t_{WR} + t_{RD} + t_{RI} + t_{p}}$$

$$f_{max} = \frac{1}{250ns + 250ns + 150ns + 160ns}$$

$$f_{max} = 1.23MHz$$

where twn = Write pulse width

tRD = Delay between WR and RD pulses

 $t_{RI} = \overline{RD} \text{ to } \overline{INT} \text{ delay}$

tp = Delay time between conversions.

Signal-to-Noise Ratio and Effective Number of Bits

Signal-to-noise ratio (SNR) is the ratio of the RMS amplitude of the fundamental input frequency to the RMS amplitude of all other analog-to-digital output values. The output band is limited to one-half the A/D sample (conversion) rate. This ratio usually includes distortion as well as noise components. For this reason, the ratio is sometimes referred to as "signal-to-noise + distortion."

The theoretical minimum A/D noise is caused by quantization error and results directly from the ADC's resolution: SNR = (6.02N + 1.76)dB, where N is the number of bits of resolution. Therefore, a perfect 8-bit ADC can do no better than 50dB.

The FFT plot (*Typical Operating Characteristics*) shows the result of sampling a pure 200kHz sinusoid at a 1MHz rate. This FFT plot of the output shows the output level in various spectral bands.

The effective resolution, or "effective number of bits," the ADC provides can be measured by transposing the equation that converts resolution to SNR: N = (SNR - 1.76)/6.02.

Total Harmonic Distortion

Total harmonic distortion (THD) is the ratio of the RMS sum of all harmonics of the input signal (in the frequency band above DC and below one-half the sample rate) to the fundamental itself. This is expressed as:

THD = 20 log
$$\left[\frac{\sqrt{(V_2^2 + V_3^2 + V_4^2 + \dots + V_N^2)}}{V_1} \right]$$

where V₁ is the fundamental RMS amplitude, and V₂ to V_N are the amplitudes of the 2nd through Nth harmonics.


/VI/IXI/VI

Peak Harmonic or Spurious Noise


Peak harmonic or spurious noise is the ratio of the fundamental RMS amplitude to the amplitude of the next largest spectral component (in the frequency band above DC and below one-half the sample rate). Usually this peak occurs at some harmonic of the input frequency, but if the ADC is exceptionally linear, it may occur only at a random peak in the ADC's noise floor.

Intermodulation Distortion


An FFT plot of intermodulation distortion (IMD) is generated by sampling an analog input applied to the ADC. This input consists of very low distortion sine waves at two frequencies. A 2048 point plot for IMD of the MAX153 is shown in the *Typical Operating Characteristics*.



Package Information



20-Pin Wide SO



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied.

Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94096 (408) 737-7600

@ 1992 Maxim Integrated Products

Printed USA

/VI /I X I /VI is a registered trademark of Maxim Integrated Products

