


FEATURES

Low Cost
 Fast Settling: 100ns
 Low Power Dissipation
 Low Feedthrough: $\frac{1}{2}$ LSB @ 200kHz
 Full Four-Quadrant Multiplying

APPLICATIONS

Battery Operated Equipment
 Low Power, Ratiometric A/D Converters
 Digitally Controlled Gain Circuits
 Digitally Controlled Attenuators
 CRT Character Generation
 Low Noise Audio Gain Control




GENERAL DESCRIPTION

The AD7523 is a low cost, monolithic multiplying digital-to-analog converter packaged in a 16-pin DIP. The device uses an advanced monolithic, thin-film-on-CMOS technology to provide 8-bit resolution with accuracy to 10-bits and very low power dissipation.

The AD7523's excellent multiplying characteristics and low cost allow it to be used in a wide ranging field of applications such as: low noise audio gain control, CRT character generation, motor speed control, digitally controlled attenuators, etc.


FUNCTIONAL DIAGRAM



ORDERING INFORMATION

Model	Linearity	Package	Operating Temperature Range
AD7523JN	$\pm 1/2$ LSB	16 pin Plastic	0 to +70°C
AD7523KN	$\pm 1/4$ LSB		
AD7523LN	$\pm 1/8$ LSB		

PIN CONFIGURATION



SPECIFICATIONS (V_{DD} = +15V, V_{REF} = +10V unless otherwise noted)

PARAMETER	T _A = +25°C	T _A = 0 to +70°C	TEST CONDITION
STATIC ACCURACY			
Resolution	8 Bits min	8 Bits min	
Nonlinearity ¹			
AD7523JN	±1/2LSB max (±0.2% FSR max)	±1/2LSB max (±0.2% FSR max)	V _{OUT1} = V _{OUT2} = 0V
AD7523KN	±1/4LSB max (±0.1% FSR max)	±1/4LSB max (±0.1% FSR max)	
AD7523LN	±1/8LSB max (±0.05% FSR max)	±1/8LSB max (±0.05% FSR max)	
Monotonicity	Guaranteed over 0 to +70°C		V _{OUT1} = V _{OUT2} = 0V
Gain Error ^{1,2}	-1.5% of FSR min, +1.5% of FSR max	-1.8% of FSR min, +1.8% of FSR max	Digital Inputs = V _{INH}
Power Supply Rejection (Gain) ^{1,2}	0.02% per % max	0.03% per % max	V _{DD} = +14V to +15V Digital Inputs = V _{INH}
Output Leakage Current			
I _{OUT1} (pin 1)	±50nA max	±200nA max	V _{OUT1} = V _{OUT2} = 0V, V _{REF} = ±10V Digital Inputs = V _{INL}
I _{OUT2} (pin 2)	±50nA max	±200nA max	V _{OUT1} = V _{OUT2} = 0V, V _{REF} = ±10V Digital Inputs = V _{INH}
DYNAMIC PERFORMANCE			
Output Current			
Settling Time ³	150ns max	200ns max	To 0.2% FSR, Load = 100Ω Digital Inputs = V _{INH} to V _{INL} or V _{INL} to V _{INH} Digital Inputs = V _{INL} V _{REF} = 20V p-p, 200kHz sine wave
Feedthrough Error ³	±1/2LSB max	±1LSB max	
REFERENCE INPUT			
Input Resistance (pin 15)	5kΩ min, 20kΩ max		V _{OUT1} = V _{OUT2} = 0V
Temperature Coefficient		-500ppm/°C max	
ANALOG OUTPUTS³			
Output Capacitance			
C _{OUT1} (pin 1)	100pF max	100pF max	Digital Inputs = V _{INH}
C _{OUT2} (pin 2)	30pF max	30pF max	
C _{OUT1} (pin 1)	30pF max	30pF max	Digital Inputs = V _{INL}
C _{OUT2} (pin 2)	100pF max	100pF max	
DIGITAL INPUTS			
Logic Thresholds			
V _{INH}	+14.5V min	+14.5V min	
V _{INL}	+0.5V max	+0.5V max	
Input Leakage Current			
I _{IN} (per input)	±1μA max	±1μA max	V _{IN} = 0V or +15V
Input Capacitance			
C _{IN} ³	4pF max	4pF max	
Input Coding	Unipolar Binary or Offset Binary (see next page)		
POWER REQUIREMENTS			
V _{DD} Range	+5V min, +16V max	+5V min, +16V max	Device Functionality. Accuracy is tested and guaranteed only at V _{DD} = +15V
I _{DD}	100μA max	100μA max	Digital Inputs = V _{INH} or V _{INL}

NOTES:

¹FSR is Full Scale Range.

²Using internal feedback resistor, Full Scale Range (FSR) is equal to (V_{REF} -1LSB) in the unipolar circuit on next page.

³Guaranteed by design. Not subject to test.

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS

(T_A = +25°C unless otherwise noted)

V_{DD} to GND -0V, +17V
V_{REF} to GND. ±25V
Digital Input Voltage (V_{IN}) to GND -0.3V to V_{DD}
V_{OUT1}, V_{OUT2} (pin 1, pin 2) to GND -0.3V to V_{DD}

Power Dissipation (package)

To +70°C 670mW
Derate Above +70°C by 8.3mW/°C
Operating Temperature. 0 to +70°C
Storage Temperature -65°C to +150°C
Lead Temperature (Soldering, 10 seconds) +300°C

CAUTION:

1. ESD sensitive device. The digital control inputs are Zener protected; however, permanent damage may occur on unconnected devices subjected to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts.
2. Do not apply voltages lower than ground or higher the V_{DD} to any pin except V_{REF} (pin 15) and R_{FB} (pin 16).
3. The inputs of some IC amplifiers (especially wide bandwidth types) present a low impedance to V^- during power-up or power-down sequencing. To prevent the AD7523 OUT1 or OUT2 terminals from exceeding $\sim 300\text{mV}$ (which causes catastrophic substrate current) a Schottky diode (HP5082-2811 or equivalent) is recommended. The diode should be connected between OUT1 (OUT2) and ground as shown in Figures 1 and 2.

BASIC OPERATION




Figure 1. Unipolar Binary Operation (2-Quadrant Multiplication)

DIGITAL INPUT ANALOG OUTPUT

MSB	LSB	
1 1 1 1 1 1 1		$-V_{REF} \left(\frac{255}{256} \right)$
1 0 0 0 0 0 1		$-V_{REF} \left(\frac{129}{256} \right)$
1 0 0 0 0 0 0		$-V_{REF} \left(\frac{128}{256} \right) = -\frac{V_{REF}}{2}$
0 1 1 1 1 1 1		$-V_{REF} \left(\frac{127}{256} \right)$
0 0 0 0 0 0 1		$-V_{REF} \left(\frac{1}{256} \right)$
0 0 0 0 0 0 0		$-V_{REF} \left(\frac{0}{256} \right) = 0$

Note: $1\text{LSB} = (2^{-8})(V_{REF}) = \frac{1}{256} (V_{REF})$

Table 1. Unipolar Binary Code Table




Figure 2. Bipolar (4-Quadrant) Operation

DIGITAL INPUT ANALOG OUTPUT


MSB	LSB	
1 1 1 1 1 1 1		$-V_{REF} \left(\frac{127}{128} \right)$
1 0 0 0 0 0 1		$-V_{REF} \left(\frac{1}{128} \right)$
1 0 0 0 0 0 0		0
0 1 1 1 1 1 1		$+V_{REF} \left(\frac{1}{128} \right)$
0 0 0 0 0 0 1		$+V_{REF} \left(\frac{127}{128} \right)$
0 0 0 0 0 0 0		$+V_{REF} \left(\frac{128}{128} \right)$

Note: $1\text{LSB} = (2^{-7})(V_{REF}) = \left(\frac{1}{128} \right) (V_{REF})$

Table 2. Bipolar (Offset Binary) Code Table

APPLICATIONS

DIVIDER (DIGITALLY CONTROLLED GAIN)



EQUATIONS

$$V_{OUT} = -\frac{V_{IN}}{D}$$

$$A_V = \frac{V_{OUT}}{V_{IN}} = -\frac{1}{D} \quad \text{where: } A_V = \text{Voltage Gain}$$

and where:


$$D = \frac{\text{BIT 1}}{2^1} + \frac{\text{BIT 2}}{2^2} + \frac{\text{BIT 8}}{2^8}$$

(BIT N = 1 or 0)

EXAMPLES

D = 00000000, $A_V = -A_{OL}$ (OP AMP)
 D = 00000001, $A_V = -256$
 D = 10000000, $A_V = -\frac{256}{128} = -2$
 D = 11111111, $A_V = -\frac{256}{255}$

POWER GENERATION



CIRCUIT EQUATIONS

$$V_1 = -(V_{REF})(D)$$

$$V_2 = +(V_{REF})(D^2)$$


$$V_n = -(V_{REF})(D^n), n \text{ an odd integer}$$

$$V_n = +(V_{REF})(D^n), n \text{ an even integer}$$

OUTLINE DIMENSIONS


Dimensions shown in inches and (mm).

16 PIN PLASTIC DIP



LEAD NO. 1 IDENTIFIED BY DOT OR NOTCH

BONDING DIAGRAM



NOTES:

1. Pad numbers correspond to pin numbers shown on pin configuration, page 1.
2. Dimensions in inches (mm).
3. Pad 3, GND, should be bonded 1st.
4. Pads are 0.004" x 0.004" (0.102 x 0.102mm).