

DIONICS INC.


65 RUSHMORE ST., WESTBURY, N.Y. 11590 516-937-7474



2N2484

2N2483

NPN SILICON TRANSISTOR CHIPS DESIGNED
FOR HYBRID CIRCUIT APPLICATIONS



Dimensions in Mils



- Chip Thickness—6 Mils $\pm$ 1 Mil
- Min. Dimension Across Bonding Pads—4.0 Mils
- Min. Separation Between Bonding Pads—1.0 Mils
- Distance from Bonding Pads to Edge of Chip—2.25 Mils

Detailed Specifications on Reverse Side.

DIONICS INC.


65 RUSHMORE ST., WESTBURY, N.Y. 11590 516-997-7474

**2N2484**
2N2483**NPN SILICON TRANSISTOR CHIPS DESIGNED
FOR HYBRID CIRCUIT APPLICATIONS****LOW LEAKAGE CHARACTERISTICS • OVERSIZED BONDING PADS**
NO BETA DEGRADATION DURING PROLONGED HIGH TEMPERATURE ASSEMBLY

Unique surface stabilization processing results in lower leakage currents and improved beta stability. These devices are therefore free from the beta degradation frequently encountered during the extended high temperature assembly operations required for complex hybrid construction.

The large area bonding pads are positioned for maximum flexibility of substrate layout.

Chips are gold backed for eutectic die-attach, and have aluminum bonding pads for all conventional wire bonding techniques.



← 100% Probe Tested to These Parameters @ 25°C ———— X ———— Guaranteed ———→
(tested on sample basis)

	h_{FE}			V_{CE0} Volts Min. @ $I_C = 10\mu A$ $I_E = 0$	V_{CE0} Volts Min. @ $I_C = 10mA$ $I_E = 0$	V_{CE0} Volts Min. @ $I_C = 10\mu A$ $I_E = 0$	I_{CBO} nA Max. @ $V_{CE} = 45V$ $I_E = 0$	$V_{CE} (SAT.)$ Volts Max. @ $I_C = 1mA$ $I_E = 100\mu A$	C_{OS} pF Max. @ $V_{CE} = 5V$ $f = 140KHz$	f_T MHz Min. @ $I_C = 500\mu A$ $V_{CE} = 5V$ $f = 30MHz$
	@ $V_{CE} = 5V$ @ $I_C = 10\mu A$	@ $I_C = 100\mu A$	@ $I_C = 1mA$							
2N2484	100-500	175 Min	250 Min	60	60	6	10	0.35	6	60
2N2483	40-120	75 Min	175 Min	60	60	6	10	0.35	6	60

Dimensional Drawing on Reverse Side