

Datasheet

# 64-Kbit serial SPI bus EEPROM with high-speed clock



TSSOP8 (DW) 169 mil width



150 mil width

WLCSP (CT)

UFDFPN8 (MC) DFN8 2 x 3 mm

#### **Features**

#### **SPI** interface

Compatible with the serial peripheral interface (SPI) bus

#### **Memory**

- 64 Kb (8 Kbytes) of EEPROM
- Page size: 32 bytes
- Additional write lockable page (identification page)

### **Supply management**

- Wide single supply voltage:
  - 2.5 V to 5.5 V for M95640-W
    - 1.8 V to 5.5 V for M95640-R
  - 1.7 V to 5.5 V for M95640-DF

## **Temperature**

Operating temperature range: from -40 °C up to +85 °C

### Fast write cycle time

Byte and page write within 5 ms

### High speed clock frequency

Clock up to 20 MHz

#### **Performance**

- Enhanced ESD protection
- More than 4 million write cycles
- More than 200-year data retention

#### **Advanced features**

Write protect: quarter, half or whole memory array

#### **Package**

- SO8 (ECOPACK2)
- TSSOP8 (ECOPACK2)
- UFDFPN8 (ECOPACK2)
- WLCSP (ECOPACK2)







# 1 Description

The M95640 devices are electrically erasable programmable memories (EEPROMs) organized as 8192 x 8 bits, accessed through the SPI bus.

The M95640-W can operate with a supply voltage from 2.5 V to 5.5 V, the M95640-R can operate with a supply voltage from 1.8 V to 5.5 V and the M95640-DF can operate with a supply voltage from 1.7 V to 5.5 V, over an ambient temperature range of -40  $^{\circ}$ C / +85  $^{\circ}$ C.

The M95640-D offers an additional page, named the identification page (32 bytes). The identification page can be used to store sensitive application parameters which can be (later) permanently locked in read-only mode.




Figure 1. Logic diagram

The SPI bus signals are C, D and Q, as shown in Figure 1 and Table 1. The device is selected when chip select (S) is driven low. Communications with the device can be interrupted when the  $\overline{HOLD}$  is driven low.

Signal name **Function** Direction С Serial clock Input D Serial data input Input Q Serial data output Output S Chip select Input W Write protect Input HOLD Hold Input  $V_{CC}$ Supply voltage  $V_{SS}$ Ground

Table 1. Signal names

DS6633 - Rev 20 page 2/47



Figure 2. 8-pin package connections (top view)





Figure 3. 8-bump thin WLCSP connections (top view)



MS38212V1

DS6633 - Rev 20 page 3/47



# 2 Memory organization

The memory is organized as shown in the following figure.

Sense amplifiers Data register + ECC Page latches X Decoder Y Decoder Array  $\overline{w}$  — 1/0 Status register Control logic Custom area\* HV generator Sequencer HOLD -Address Register

Figure 4. SPI block diagram

\*: Identification page

DS6633 - Rev 20 page 4/47



# 3 Signal description

During all operations,  $V_{CC}$  must be held stable and within the specified valid range:  $V_{CC(min)}$  to  $V_{CC(max)}$ .

All of the input and output signals must be held high or low (according to voltages of  $V_{IH}$ ,  $V_{OH}$ ,  $V_{IL}$  or  $V_{OL}$ , as specified in Section 9 DC and AC parameters).

These signals are described next.

## 3.1 Serial data output (Q)

This output signal is used to transfer data serially out of the device. Data is shifted out on the falling edge of serial clock (C).

### 3.2 Serial data input (D)

This input signal is used to transfer data serially into the device. It receives instructions, addresses, and the data to be written. Values are latched on the rising edge of serial clock (C).

## 3.3 Serial clock (C)

This input signal provides the timing of the serial interface. Instructions, addresses, or data present at Serial data input (D) are latched on the rising edge of serial clock (C). Data on serial data output (Q) change from the falling edge of serial clock (C).

## 3.4 Chip select $(\overline{S})$

When this input signal is high, the device is deselected and serial data output (Q) is at high impedance. The device is in the standby power mode, unless an internal write cycle is in progress. Driving chip select  $(\overline{S})$  low selects the device, placing it in the active power mode.

After power-up, a falling edge on chip select  $(\overline{S})$  is required prior to the start of any instruction.

### 3.5 Hold (HOLD)

The hold (HOLD) signal is used to pause any serial communications with the device without deselecting the device.

During the hold condition, the serial data output (Q) is high impedance, and serial data input (D) and serial clock (C) are "Don't care".

To start the Hold condition, the device must be selected, with chip select  $(\overline{S})$  driven low.

# 3.6 Write protect $(\overline{W})$

The main purpose of this input signal is to freeze the size of the area of memory that is protected against write instructions (as specified by the values in the BP1 and BP0 bits of the status register).

This pin must be driven either high or low, and must be stable during all write instructions.

# 3.7 V<sub>CC</sub> supply voltage

V<sub>CC</sub> is the supply voltage.

### 3.8 V<sub>SS</sub> ground

V<sub>SS</sub> is the reference for all signals, including the V<sub>CC</sub> supply voltage.

DS6633 - Rev 20 page 5/47




# 4 Connecting to the SPI bus

All instructions, addresses and input data bytes are shifted in to the device, most significant bit first. The serial data input (D) is sampled on the first rising edge of the serial clock (C) after chip select  $(\overline{S})$  goes low.

All output data bytes are shifted out of the device, most significant bit first. The serial data output (Q) is latched on the first falling edge of the serial clock (C) after the instruction (such as the read from memory array and read status register instructions) have been clocked into the device.

Figure 5. Bus master and memory devices on the SPI bus



Note: The write protect  $(\overline{W})$  and hold  $(\overline{HOLD})$  signals should be driven, high or low as appropriate.

Figure 5 shows an example of three memory devices connected to an SPI bus master. Only one memory device is selected at a time, so only one memory device drives the serial data output (Q) line at a time. The other memory devices are high impedance.

The pull-up resistor R (represented in Figure 5) ensures that a device is not selected if the bus master leaves the  $\overline{S}$  line in the high impedance state.

In applications where the bus master may leave all SPI bus lines in high impedance at the same time (for example, if the bus master is reset during the transmission of an instruction), it is recommended to connect the clock line (C) to an external pull-down resistor so that, if all inputs/outputs become high impedance, the C line is pulled low (while the  $\overline{S}$  line is pulled high): this ensures that  $\overline{S}$  and C do not become high at the same time, and so, that the  $t_{SHCH}$  requirement is met. The typical value of R is 100 k $\Omega$ .

DS6633 - Rev 20 page 6/47



## 4.1 SPI modes

These devices can be driven by a microcontroller with its SPI peripheral running in either of the following two modes:


- CPOL=0, CPHA=0
- CPOL=1, CPHA=1

For these two modes, input data is latched in on the rising edge of serial clock (C), and output data is available from the falling edge of serial clock (C).

The difference between the two modes, as shown in Figure 6, is the clock polarity when the bus master is in stand-by mode and not transferring data:

- C remains at 0 for (CPOL=0, CPHA=0)
- C remains at 1 for (CPOL=1, CPHA=1)

Figure 6. SPI modes supported



DS6633 - Rev 20 page 7/47



# 5 Operating features

## 5.1 Supply voltage (V<sub>CC</sub>)

#### 5.1.1 Operating supply voltage (V<sub>CC</sub>)

Prior to selecting the memory and issuing instructions to it, a valid and stable  $V_{CC}$  voltage within the specified  $[V_{CC}(min), V_{CC}(max)]$  range must be applied (see Section 9 DC and AC parameters). This voltage must remain stable and valid until the end of the transmission of the instruction and, for a write instruction, until the completion of the internal write cycle ( $t_W$ ). In order to secure a stable DC supply voltage, it is recommended to decouple the  $V_{CC}$  line with a suitable capacitor (usually of the order of 10 nF to 100 nF) close to the  $V_{CC}/V_{SS}$  device pins.

#### 5.1.2 Device reset

In order to prevent erroneous instruction decoding and inadvertent write operations during power-up, a power-on-reset (POR) circuit is included. At power-up, the device does not respond to any instruction until  $V_{CC}$  reaches the POR threshold voltage. This threshold is lower than the minimum  $V_{CC}$  operating voltage (see Section 9 DC and AC parameters).

At power-up, when V<sub>CC</sub> passes over the POR threshold, the device is reset and is in the following state:

- in standby power mode
- deselected
- status register values:
  - the write enable latch (WEL) bit is reset to 0
  - the write in progress (WIP) bit is reset to 0
  - the SRWD, BP1 and BP0 bits remain unchanged (non-volatile bits).

It is important to note that the device must not be accessed until  $V_{CC}$  reaches a valid and stable level within the specified [ $V_{CC}$ (min),  $V_{CC}$ (max)] range, as defined under Operating conditions in Section 9 DC and AC parameters.

### 5.1.3 Power-up conditions

When the power supply is turned on,  $V_{CC}$  rises continuously from  $V_{SS}$  to  $V_{CC}$ . During this time, the chip select  $(\overline{S})$  line is not allowed to float but should follow the  $V_{CC}$  voltage. It is therefore recommended to connect the  $\overline{S}$  line to  $V_{CC}$  via a suitable pull-up resistor (see Figure 5).

In addition, the chip select  $(\overline{S})$  input offers a built-in safety feature, as the  $\overline{S}$  input is edge-sensitive as well as level-sensitive: after power-up, the device does not become selected until a falling edge has first been detected on chip select  $(\overline{S})$ . This ensures that chip select  $(\overline{S})$  must have been high, prior to going low to start the first operation.

The  $V_{CC}$  voltage has to rise continuously from 0 V up to the minimum  $V_{CC}$  operating voltage defined under Operating conditions in Section 9 DC and AC parameters.

#### 5.1.4 Power-down

During power-down (continuous decrease of the  $V_{CC}$  supply voltage below the minimum  $V_{CC}$  operating voltage defined under Operating conditions in Section 9 DC and AC parameters), the device must be:

- deselected (chip select S̄ should be allowed to follow the voltage applied on V<sub>CC</sub>),
- in standby power mode (there should not be any internal write cycle in progress).

### 5.2 Active power and standby power modes

When chip select  $(\overline{S})$  is low, the device is selected, and in the active power mode. The device consumes  $I_{CC}$ .

When chip select  $(\overline{S})$  is high, the device is deselected. If a write cycle is not currently in progress, the device then goes into the standby power mode, and the device consumption drops to  $I_{CC1}$ , as specified in DC characteristics (see Section 9 DC and AC parameters).

DS6633 - Rev 20 page 8/47



Note:

### 5.3 Hold condition

The hold (HOLD) signal is used to pause any serial communications with the device without resetting the clocking sequence.

To enter the hold condition, the device must be selected, with chip select  $(\overline{S})$  low.


During the hold condition, the serial data output (Q) is high impedance, and the serial data input (D) and the serial clock (C) are "Don't care".

Normally, the device is kept selected for the whole duration of the hold condition. Deselecting the device while it is in the hold condition has the effect of resetting the state of the device, and this mechanism can be used if required to reset any processes that had been in progress.

Note: This resets the internal logic, except the WEL and WIP bits of the status register.

In the specific case where the device has shifted in a write command (inst + address + data bytes, each data byte being exactly 8 bits), deselecting the device also triggers the write cycle of this decoded command.

Figure 7. Hold condition activation



The hold condition starts when the hold  $(\overline{HOLD})$  signal is driven low when serial clock (C) is already low (as shown in Figure 7).

Figure 7 also shows what happens if the rising and falling edges are not timed to coincide with serial clock (C) being low.

# 5.4 Status register

The status register contains a number of status and control bits that can be read or set (as appropriate) by specific instructions. Section 6.3 Read status register (RDSR) for a detailed description of the status register bits.

DS6633 - Rev 20 page 9/47



## 5.5 Data protection and protocol control

The device features the following data protection mechanisms:

- Before accepting the execution of the write and write status register instructions, the device checks whether the number of clock pulses comprised in the instructions is a multiple of eight.
- All instructions that modify data must be preceded by a write enable (WREN) instruction to set the write enable latch (WEL) bit.
- The block protect (BP1, BP0) bits in the status register are used to configure part of the memory as readonly.
- The write protect (W) signal is used to protect the block protect (BP1, BP0) bits in the status register. For any instruction to be accepted, and executed, chip select (S) must be driven high after the rising edge of serial clock (C) for the last bit of the instruction, and before the next rising edge of serial clock (C).

Two points should be noted in the previous sentence:

- The "last bit of the instruction" can be the eighth bit of the instruction code, or the eighth bit of a data byte, depending on the instruction (except for read status register (RDSR) and read (READ) instructions).
- The "next rising edge of serial clock (C)" might (or might not) be the next bus transaction for some other device on the SPI bus.

Table 2. Write-protected block size

Status re	gister bits	Protected array addresses	
BP1	BP0	Protected block	Protected array addresses
0	0	None	None
0	1	Upper quarter	1800h - 1FFFh
1	0	Upper half	1000h - 1FFFh
1	1	Whole memory	0000h - 1FFFh

DS6633 - Rev 20 page 10/47



# 6 Instructions

Each command is composed of bytes (MSBit transmitted first), initiated with the instruction byte, as summarized in Table 3.

If an invalid instruction is sent (one not contained in Table 3), the device automatically enters a Wait state until deselected.

Table 3. Instruction set

Instruction	Description	Instruction format
WREN	Write enable	0000 0110
WRDI	Write disable	0000 0100
RDSR	Read status register	0000 0101
WRSR	Write status register	0000 0001
READ	Read from memory array	0000 0011
WRITE	Write to memory array	0000 0010
RDID <sup>(1)</sup>	Read identification page	1000 0011
WRID <sup>(1)</sup>	Write identification page	1000 0010
RDLS <sup>(1)</sup>	Reads the identification page lock status	1000 0011
LID <sup>(1)</sup>	Locks the identification page in read- only mode	1000 0010

<sup>1.</sup> Instruction available only for the M95640-DF device.

For read and write commands to memory array and identification page the address is defined by two bytes as explained in Table 4.

Table 4. Significant bits within the two address bytes

Instruction	MSB address byte				LSB address byte											
mstruction	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
READ or WRITE	x	x	x	A12	A11	A10	A9	A8	A7	A6	A5	A4	А3	A2	A1	A0
RDID or WRID	0	0	0	0	0	0	0	0	0	0	0	A4	А3	A2	A1	A0
RDLS or LID	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0

Note: A: Significant address bit.

Note: x: bit is Don't care.

DS6633 - Rev 20 page 11/47

DT71377V1



### 6.1 Write enable (WREN)

The write enable latch (WEL) bit must be set prior to each WRITE and WRSR instruction. The only way to do this is to send a write enable instruction to the device.

As shown in Figure 8, to send this instruction to the device, chip select  $(\overline{S})$  is driven low, and the bits of the instruction byte are shifted in, on serial data input (D). The device then enters a wait state. It waits for the device to be deselected, by chip select  $(\overline{S})$  being driven high.

C Instruction

D High impedance

Figure 8. Write enable (WREN) sequence

# 6.2 Write disable (WRDI)


One way of resetting the write enable latch (WEL) bit is to send a write disable instruction to the device.

As shown in Figure 9, to send this instruction to the device, chip select  $(\overline{S})$  is driven low, and the bits of the instruction byte are shifted in, on serial data input (D).

The device then enters a wait state. It waits for a the device to be deselected, by chip select  $(\overline{S})$  being driven high. The write enable latch (WEL) bit, in fact, becomes reset by any of the following events:

- Power-up
- · WRDI instruction execution
- WRSR instruction completion
- WRITE instruction completion.

Figure 9. Write disable (WRDI) sequence



DT71378V1

DS6633 - Rev 20 page 12/47



## 6.3 Read status register (RDSR)

The read status register (RDSR) instruction is used to read the status register. The status register may be read at any time, even while a write or write status register cycle is in progress. When one of these cycles is in progress, it is recommended to check the write in progress (WIP) bit before sending a new instruction to the device. It is also possible to read the status register continuously, as shown in Figure 10.

C Instruction Status Register Out Status Register Out MSB MSB

Figure 10. Read status register (RDSR) sequence

The status and control bits of the status register are as follows:

#### 6.3.1 WIP bit

The write in progress (WIP) bit indicates whether the memory is busy with a write or write status register cycle. When set to 1, such a cycle is in progress, when reset to 0, no such cycle is in progress.

### 6.3.2 WEL bit

The write enable latch (WEL) bit indicates the status of the internal write enable latch. When set to 1, the internal write enable latch is set. When set to 0, the internal write enable latch is reset, and no write or write status register instruction is accepted.

The WEL bit is returned to its reset state by the following events:

- Power-up
- Write disable (WRDI) instruction completion
- Write status register (WRSR) instruction completion
- Write (WRITE) instruction completion

### 6.3.3 BP1, BP0 bits

The block protect (BP1, BP0) bits are non volatile. They define the size of the area to be software-protected against write instructions. These bits are written with the write status register (WRSR) instruction. When one or both of the block protect (BP1, BP0) bits is set to 1, the relevant memory area (as defined in Table 2) becomes protected against write (WRITE) instructions. The block protect (BP1, BP0) bits can be written provided that the hardware protected mode has not been set.

DS6633 - Rev 20 page 13/47



#### 6.3.4 SRWD bit

The status register write disable (SRWD) bit is operated in conjunction with the write protect  $(\overline{W})$  signal. The status register write disable (SRWD) bit and write protect  $(\overline{W})$  signal enable the device to be put in the hardware protected mode (when the status register write disable (SRWD) bit is set to 1, and write protect  $(\overline{W})$  is driven low). In this mode, the non-volatile bits of the status register (SRWD, BP1, BP0) become read-only bits and the write status register (WRSR) instruction is no longer accepted for execution.

b7 b<sub>0</sub> **SRWD** BP1 BP0 WEL **WIP** 0 0 Status register Write protect Block protect bits Write enable latch bit Write in progress bit

Table 5. Status register format

### 6.4 Write status register (WRSR)

The write status register (WRSR) instruction is used to write new values to the status register. Before it can be accepted, a write enable (WREN) instruction must have been previously executed.

The write status register (WRSR) instruction is entered by driving chip select  $(\overline{S})$  low, followed by the instruction code, the data byte on serial data input (D) and chip select  $(\overline{S})$  driven high. Chip select  $(\overline{S})$  must be driven high after the rising edge of serial clock (C) that latches in the eighth bit of the data byte, and before the next rising edge of serial clock (C). Otherwise, the write status register (WRSR) instruction is not executed.

The instruction sequence is shown in Figure 11.

Figure 11. Write status register (WRSR) sequence

Driving the chip select  $(\overline{S})$  signal high at a byte boundary of the input data triggers the self- timed write cycle that takes  $t_W$  to complete (as specified in AC tables under Section 9 DC and AC parameters).

While the write status register cycle is in progress, the status register may still be read to check the value of the write in progress (WIP) bit: the WIP bit is 1 during the self-timed write cycle t<sub>W</sub>, and 0 when the write cycle is complete. The WEL bit (write enable latch) is also reset at the end of the write cycle t<sub>W</sub>.

DS6633 - Rev 20 page 14/47



The write status register (WRSR) instruction enables the user to change the values of the BP1, BP0 and SRWD bits:

- The block protect (BP1, BP0) bits define the size of the area that is to be treated as read-only, as defined in Table 2.
- The SRWD (status register write disable) bit, in accordance with the signal read on the write protect pin  $(\overline{W})$ , enables the user to set or reset the write protection mode of the status register itself, as defined in Table 6. When in write-protected mode, the write status register (WRSR) instruction is not executed.

The contents of the SRWD and BP1, BP0 bits are updated after the completion of the WRSR instruction, including the  $t_W$  write cycle.

The write status register (WRSR) instruction has no effect on the b6, b5, b4, b1, b0 bits in the status register. Bits b6, b5, b4 are always read as 0.

				Memory content		
W signal	SRWD bit	Mode	Write protection of the status register	Protected area	Unprotected area <sup>(1)</sup>	
1	0	Software- protected (SPM)	Status register is writable (if the WREN instruction		5	
0	0		has set the WEL bit).	Write-protected	Ready to accept	
1	1		The values in the BP1 and BP0 bits can be changed.		Write instructions	
0	1	Hardware- protected (HPM)	Status register is hardware write-protected.  The values in the BP1 and BP0 bits cannot be changed.	Write-protected	Ready to accept Write instructions	

Table 6. Protection modes

The protection features of the device are summarized in Table 6.

When the status register write disable (SRWD) bit in the status register is 0 (its initial delivery state), it is possible to write to the status register (provided that the WEL bit has previously been set by a WREN instruction), regardless of the logic level applied on the write protect  $(\overline{W})$  input pin.

When the status register write disable (SRWD) bit in the status register is set to 1, two cases should be considered, depending on the state of the write protect (W) input pin:

- If write protect (W) is driven high, it is possible to write to the status register (provided that the WEL bit has previously been set by a WREN instruction).
- If write protect (W) is driven low, it is not possible to write to the status register even if the WEL bit has previously been set by a WREN instruction. (Attempts to write to the status register are rejected, and are not accepted for execution). As a consequence, all the data bytes in the memory area, which are software-protected (SPM) by the block protect (BP1, BP0) bits in the status register, are also hardware-protected against data modification.

Regardless of the order of the two events, the hardware-protected mode (HPM) can be entered by:

- either setting the SRWD bit after driving the write protect  $(\overline{W})$  input pin low,
- or driving the write protect (W) input pin low after setting the SRWD bit.

Once the hardware-protected mode (HPM) has been entered, the only way of exiting it is to pull high the write protect  $(\overline{W})$  input pin.

If the write protect  $(\overline{W})$  input pin is permanently tied high, the hardware-protected mode (HPM) can never be activated, and only the software-protected mode (SPM), using the block protect (BP1, BP0) bits in the status register, can be used.

DS6633 - Rev 20 page 15/47


<sup>1.</sup> As defined by the values in the block protect (BP1, BP0) bits of the status register. See Table 2



#### 6.5 Read from memory array (READ)

As shown in Figure 12, to send this instruction to the device, chip select  $(\overline{S})$  is first driven low. The bits of the instruction byte and address bytes are then shifted in, on serial data input (D). The address is loaded into an internal address register, and the byte of data at that address is shifted out, on serial data output (Q).

Figure 12. Read from memory array (READ) sequence



AI01793D

Note: Bits A15 to A13 of the 16-bit address are Don't Care.

If chip select  $(\overline{S})$  continues to be driven low, the internal address register is incremented automatically, and the byte of data at the new address is shifted out.

When the highest address is reached, the address counter rolls over to zero, allowing the read cycle to be continued indefinitely. The whole memory can, therefore, be read with a single READ instruction.

The read cycle is terminated by driving chip select  $(\overline{S})$  high. The rising edge of the chip select  $(\overline{S})$  signal can occur at any time during the cycle.

The instruction is not accepted, and is not executed, if a write cycle is currently in progress.

DS6633 - Rev 20 page 16/47



### 6.6 Write to memory array (WRITE)

As shown in Figure 13, to send this instruction to the device, chip select  $(\overline{S})$  is first driven low. The bits of the instruction byte, address byte, and at least one data byte are then shifted in, on serial data input (D).

The instruction is terminated by driving chip select  $(\overline{S})$  high at a byte boundary of the input data. The self-timed write cycle, triggered by the chip select  $(\overline{S})$  rising edge, continues for a period  $t_W$  (as specified in AC characteristics in Section 9 DC and AC parameters), at the end of which the write in progress (WIP) bit is reset to 0.

C Instruction Inst

Figure 13. Byte write (WRITE) sequence

Note:

Bits A15 to A13 of the 16-bit address are Don't Care.

In the case of Figure 13, chip select  $(\overline{S})$  is driven high after the eighth bit of the data byte has been latched in, indicating that the instruction is being used to write a single byte. However, if chip select  $(\overline{S})$  continues to be driven low, as shown in Figure 14, the next byte of input data is shifted in, so that more than a single byte, starting from the given address towards the end of the same page, can be written in a single internal write cycle.

Each time a new data byte is shifted in, the least significant bits of the internal address counter are incremented. If more bytes are sent than will fit up to the end of the page, a condition known as "roll-over" occurs. In case of roll-over, the bytes exceeding the page size are overwritten from location 0 of the same page.

The instruction is not accepted, and is not executed, under the following conditions:

- if the write enable latch (WEL) bit has not been set to 1 (by executing a write enable instruction just before),
- if a write cycle is already in progress,
- if the device has not been deselected, by driving high chip select  $(\overline{S})$ , at a byte boundary (after the eighth bit, b0, of the last data byte that has been latched in),
- if the addressed page is in the region protected by the block protect (BP1 and BP0) bits.

Note:

The self-timed write cycle  $t_W$  is internally executed as a sequence of two consecutive events: [erase addressed byte(s)], followed by [program addressed byte(s)]. An erased bit is read as "0" and a programmed bit is read as "1"

DS6633 - Rev 20 page 17/47






Figure 14. Page write (WRITE) sequence

Note: Bits A15 to A13 of the 16-bit address are Don't Care.

### 6.6.1 Cycling with error correction code (ECC x 4)

The M95640-x devices offer an error correction code (ECC x 4) logic. The ECC is an internal logic function which is transparent for the SPI communication protocol.

The ECC logic is implemented on each group of four EEPROM bytes(c). Inside a group, if a single bit out of the four bytes happens to be erroneous during a read operation, the ECC detects this bit and replaces it with the correct value. The read reliability is therefore much improved.

Even if the ECC function is performed on groups of four bytes, a single byte can be written/cycled independently. In this case, the ECC function also writes/cycles the three other bytes located in the same group(c). As a consequence, the maximum cycling budget is defined at group level and the cycling can be distributed over the four bytes of the group: the sum of the cycles seen by byte0, byte1, byte2 and byte3 of the same group must remain below the maximum value defined in Table 12.

Note: A group of four bytes is located at addresses [4\*N, 4\*N+1, 4\*N+2, 4\*N+3], where N is an integer

DS6633 - Rev 20 page 18/47



## 6.7 Read identification page (available only in M95640-D devices)

The identification page (32 bytes) is an additional page which can be written and (later) permanently locked in read-only mode.

Reading this page is achieved with the read identification page instruction (see Table 3). The chip select signal  $(\overline{S})$  is first driven low, the bits of the instruction byte and address bytes are then shifted in, on serial data input (D). Address bit A10 must be 0, upper address bits are Don't Care, and the data byte pointed to by the lower address bits [A4:A0] is shifted out on serial data output (Q). If chip select  $(\overline{S})$  continues to be driven low, the internal address register is automatically incremented, and the byte of data at the new address is shifted out.

The number of bytes to read in the ID page must not exceed the page boundary, otherwise unexpected data is read (e.g.: when reading the ID page from location 10d, the number of bytes should be less than or equal to 22d, as the ID page boundary is 32 bytes).

The read cycle is terminated by driving chip select  $(\overline{S})$  high. The rising edge of the chip select  $(\overline{S})$  signal can occur at any time during the cycle. The first byte addressed can be any byte within any page.

The instruction is not accepted, and is not executed, if a write cycle is currently in progress.




Figure 15. Read identification page sequence

### 6.8 Write identification page (available only in M95640-D devices)

The identification page (32 bytes) is an additional page that can be written and (later) permanently locked in readonly mode.

Writing this page is achieved with the write identification page instruction (see Table 3). The chip select signal  $(\overline{S})$  is first driven low. The bits of the instruction byte, address bytes, and at least one data byte are then shifted in on serial data input (D). Address bit A10 must be 0, upper address bits are Don't care, the lower address bits [A4:A0] define the byte address within the Identification page. The instruction sequence is shown in Figure 16.

DS6633 - Rev 20 page 19/47






Figure 16. Write identification page sequence

# 6.9 Read lock status (available only in M95640-D devices)

The read lock status instruction (see Table 3) is used to check whether the identification page is locked or not in read-only mode. The read lock status sequence is defined with the chip select  $(\overline{S})$  first driven low. The bits of the instruction byte and address bytes are then shifted in on serial data input (D). Address bit A10 must be 1, all other address bits are Don't Care. The lock bit is the LSB (least significant bit) of the byte read on serial data output (Q). It is at "1" when the lock is active and at "0" when the lock is not active. If chip select  $(\overline{S})$  continues to be driven low, the same data byte is shifted out. The read cycle is terminated by driving chip select  $(\overline{S})$  high.

The instruction sequence is shown in Figure 17.




Figure 17. Read lock status sequence

### 6.10 Lock ID (available only in M95640-D devices)

The lock ID instruction permanently locks the Identification page in read-only mode. Before this instruction can be accepted, a write enable (WREN) instruction must have been executed.

The lock ID instruction is issued by driving chip select  $(\overline{S})$  low, sending the instruction code, the address and a data byte on serial data input (D), and driving chip select  $(\overline{S})$  high. In the address sent, A10 must be equal to 1, all other address bits are Don't Care. The data byte sent must be equal to the binary value xxxx xx1x, where x = Don't Care.

Chip select (S) must be driven high after the rising edge of serial clock (C) that latches in the eighth bit of the data byte, and before the next rising edge of serial clock (C). Otherwise, the lock ID instruction is not executed.

Driving chip select  $(\overline{S})$  high at a byte boundary of the input data triggers the self-timed write cycle whose duration is  $t_W$  (as specified in AC characteristics in Section 9 DC and AC parameters). The instruction sequence is shown in Figure 18.

DS6633 - Rev 20 page 20/47






The instruction is discarded, and is not executed, under the following conditions:

- If a write cycle is already in progress,
- if the block protect bits (BP1,BP0) = (1,1),
- if a rising edge on chip select (S) happens outside of a byte boundary.

Figure 18. Lock ID sequence



.......

DS6633 - Rev 20 page 21/47



# 7 Power-up and delivery state

## 7.1 Power-up state

After power-up, the device is in the following state:

- Standby power mode,
- deselected (after power-up, a falling edge is required on chip select  $(\overline{S})$  before any instructions can be started),
- not in the hold condition,
- the write enable latch (WEL) is reset to 0,
- write in progress (WIP) is reset to 0.

The SRWD, BP1 and BP0 bits of the status register are unchanged from the previous power-down (they are non-volatile bits).

# 7.2 Initial delivery state

The device is delivered with the memory array bits and identification page bits set to all 1s (each byte = FFh). The status register write disable (SRWD) and block protect (BP1 and BP0) bits are initialized to 0.

DS6633 - Rev 20 page 22/47



# 8 Maximum ratings

Stressing the device outside the ratings listed in Table 7 may cause permanent damage to the device. These are stress ratings only, and operation of the device at these, or any other conditions outside those indicated in the operating sections of this specification, is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 7. Absolute maximum ratings

Symbol	Parameter	Min.	Max.	Unit
T <sub>AMB</sub>	Ambient operating temperature	-40	130	°C
T <sub>STG</sub>	Storage temperature	-65	150	°C
T <sub>LEAD</sub>	Lead temperature during soldering	See n	°C	
Vo	Output voltage	-0.50	V <sub>CC</sub> +0.6	V
VI	Input voltage	-0.50	6.5	V
V <sub>CC</sub>	Supply voltage	-0.50	6.5	V
I <sub>OL</sub>	DC output current (Q = 0)	-	5	mA
Гон	DC output current (Q = 1)	-	5	mA
V <sub>ESD</sub>	Electrostatic discharge voltage (human body model) <sup>(2)</sup>	-	4000	V

Compliant with JEDEC standard J-STD-020 (for small-body, Sn-Pb or Pb free assembly), the ST ECOPACK 7191395 specification, and the European directive on restrictions on hazardous substances (RoHS directive 2011/65/EU of July 2011).

DS6633 - Rev 20 page 23/47

Positive and negative pulses applied on different combinations of pin connections, according to ANSI/ESDA/JEDEC JS-001, C1=100 pF, R1=1500 Ω, R2=500 Ω).



# 9 DC and AC parameters

This section summarizes the operating conditions and the DC/AC characteristics of the device.

Table 8. Operating conditions (M95640-W)

Symbol	Parameter	Min.	Max.	Unit
V <sub>CC</sub>	Supply voltage	2.5	5.5	V
T <sub>A</sub>	Ambient operating temperature	-40	85	°C

Table 9. Operating conditions (M95640-R)

Symbol	Parameter	Min.	Max.	Unit
V <sub>CC</sub>	Supply voltage	1.8	5.5	V
T <sub>A</sub>	Ambient operating temperature	-40	85	°C


Table 10. Operating conditions (M95640-DF)

Symbol	Parameter	Min.	Max.	Unit
V <sub>CC</sub>	Supply voltage	1.7	5.5	V
T <sub>A</sub>	Ambient operating temperature	-40	85	°C

Table 11. AC measurement conditions

Symbol	Parameter	Min.	Max.	Unit
C <sub>L</sub>	Load capacitance	-	30	pF
-	Input rise and fall times	-	25	ns
-	Input pulse voltages	0.2 V <sub>CC</sub> t	o 0.8 V <sub>CC</sub>	V
-	Input and output timing reference voltages	0.3 V <sub>CC</sub> t	o 0.7 V <sub>CC</sub>	V

Figure 19. AC measurement I/O waveform



AI 00825 C

DS6633 - Rev 20 page 24/47



Table 12. Cycling performa	nce by groups of four bytes
----------------------------	-----------------------------

Symbol	Parameter	Test conditions	Min.	Max.	Unit
Ncycle	Write cycle endurance (1)	T <sub>A</sub> ≤ 25 °C,	_	4,000,000	Write cycle
		$V_{CC}(min) < V_{CC} < V_{CC}(max)$			
Negele		T <sub>A</sub> = 85 °C,		1,200,000	
		$V_{CC}(min) < V_{CC} < V_{CC}(max)$	-		

- 1. The write cycle endurance is defined for groups of four data bytes located at addresses [4\*N, 4\*N+1, 4\*N+2, 4\*N+3] where N is an integer. The write cycle endurance is defined by characterization and qualification.
- 2. A write cycle is executed when either a page write, a byte write, a WRSR, a WRID or an LID instruction is decoded. When using the byte write, the page write or the WRID instruction, refer also to Section 6.6.1<sup>(2)</sup>

Table 13. Memory cell data retention

Parameter	Test conditions	Min.	Unit
Data retention <sup>(1)</sup>	T <sub>A</sub> = 55 °C	200	Year

<sup>1.</sup> The data retention behavior is checked in production, while the 200-year limit is defined from characterization and qualification results.

Table 14. Capacitance

Symbol	Parameter	Test conditions <sup>(1)</sup>	Min.	Max.	Unit
C <sub>OUT</sub>	Output capacitance (Q)	V <sub>OUT</sub> = 0 V	-	8	pF
C	Input capacitance (D)	V <sub>IN</sub> = 0 V	-	8	pF
C <sub>IN</sub>	Input capacitance (other pins)	V <sub>IN</sub> = 0 V	-	6	pF

1. Evaluated by characterization - not tested in production.

DS6633 - Rev 20 page 25/47



Table 15. DC characteristics (M95640-W)

Symbol	Parameter	Test conditions in addition to those defined in Table 8	Min.	Max.	Unit
ILI	Input leakage current	V <sub>IN</sub> = V <sub>SS</sub> or V <sub>CC</sub>	-	± 2	μΑ
I <sub>LO</sub>	Output leakage current	$\overline{S} = V_{CC}, V_{OUT} = V_{SS} \text{ or } V_{CC}$	-	± 2	μΑ
		$V_{CC}$ = 2.5 V, $f_C$ = 5 MHz, C = 0.1 $V_{CC}/0.9$ $V_{CC}$ , Q = open	-	3	
I <sub>CC</sub>	Supply current (read)	$V_{CC}$ = 2.5 V, $f_C$ = 10 MHz, C = 0.1 $V_{CC}/0.9$ $V_{CC}$ , Q = open	-	2	mA
		$V_{CC}$ = 5.5 V, $f_C$ = 20 MHz, C = 0.1 $V_{CC}/0.9$ $V_{CC}$ , Q = open	-	5	
I <sub>CC0</sub> <sup>(1)</sup>	Supply current (write)	During $t_W$ , $\overline{S} = V_{CC}$ , 2.5 V < $V_{CC}$ < 5.5 V	-	5	mA
		$\overline{S}$ = V <sub>CC</sub> , V <sub>CC</sub> = 5.5 V V <sub>IN</sub> = V <sub>SS</sub> or V <sub>CC</sub>	-	3	
I <sub>CC1</sub>	Supply current (standby)	$\overline{S}$ = V <sub>CC</sub> , V <sub>CC</sub> = 5.0 V V <sub>IN</sub> = V <sub>SS</sub> or V <sub>CC</sub>	-	2	μΑ
		$\overline{S}$ = V <sub>CC</sub> , V <sub>CC</sub> = 2.5 V V <sub>IN</sub> = V <sub>SS</sub> or V <sub>CC</sub>	-	2	
$V_{IL}$	Input low voltage	-	-0.45	0.3 V <sub>CC</sub>	V
$V_{IH}$	Input high voltage	-	0.7 V <sub>CC</sub>	V <sub>CC</sub> +1	V
V <sub>OL</sub>	Output low voltage	I <sub>OL</sub> = 1.5 mA, V <sub>CC</sub> = 2.5 V	-	0.4	V
V <sub>OH</sub>	Output high voltage	$V_{CC}$ = 2.5 V and $I_{OH}$ = 0.4 mA or $V_{CC}$ = 5.5 V and $I_{OH}$ = 2 mA	0.8 V <sub>CC</sub>	-	V

<sup>1.</sup> Evaluated by characterization - not tested in production.

Table 16. DC characteristics (M95640-R)

Symbol	Parameter	Test conditions in addition to those defined in Table 11 (1)	Min.	Max.	Unit
ILI	Input leakage current	$V_{IN} = V_{SS}$ or $V_{CC}$	-	± 2	μA
I <sub>LO</sub>	Output leakage current	$\overline{S}$ = V <sub>CC</sub> , voltage applied on Q = V <sub>SS</sub> or V <sub>CC</sub>	-	± 2	μA
1	Supply current	$V_{CC}$ = 1.8 V, C = 0.1 $V_{CC}$ or 0.9 $V_{CC}$ , at 2 MHz, Q = open	-	2	m 1
Icc	(read)	V = 1.8 V, C = 0.1 $V_{CC}$ or 0.9 $V_{CC}$ , at 5 MHz, Q = open	-	2	mA
I <sub>CC0</sub> <sup>(2)</sup>	Supply current (write)	$V_{CC}$ = 1.8 V, during t <sub>W</sub> , S = $V_{CC}$	-	5	mA
I <sub>CC1</sub>	Supply current (standby)	$V_{CC}$ = 1.8 V, S = $V_{CC}$ , $V_{IN}$ = $V_{SS}$ or $V_{CC}$	-	1	μA
V <sub>IL</sub>	Input low voltage	1.8 V ≤V <sub>CC</sub> < 2.5 V	-0.45	0.25 V <sub>CC</sub>	V
V <sub>IH</sub>	Input high voltage	1.8 V ≤V <sub>CC</sub> < 2.5 V	0.75 V <sub>CC</sub>	V <sub>CC</sub> +1	V
V <sub>OL</sub>	Output low voltage	I <sub>OL</sub> = 0.15 mA, V <sub>CC</sub> = 1.8 V	-	0.3	V
V <sub>OH</sub>	Output high voltage	I <sub>OH</sub> = -0.1 mA, V <sub>CC</sub> = 1.8 V	0.8 V <sub>CC</sub>	-	V

<sup>1.</sup> If the application uses the M95640-R device at 2.5 V  $\leq$  V<sub>CC</sub> $\leq$  5.5 V and -40 °C < T<sub>A</sub> < +85 °C, please refer to Table 15), rather than to the above table.

DS6633 - Rev 20 page 26/47

<sup>2.</sup> Evaluated by characterization - not tested in production.



Table 17. DC characteristics (M95640-DF)

Symbol	Parameter	Test conditions in addition to those defined in Table 10 <sup>(1)</sup>	Min.	Max.	Unit
ILI	Input leakage current	$V_{IN} = V_{SS}$ or $V_{CC}$	-	± 2	μΑ
I <sub>LO</sub>	Output leakage current	$\overline{S}$ = V <sub>CC</sub> , voltage applied on Q = V <sub>SS</sub> or V <sub>CC</sub>	-	± 2	μΑ
	Cumply suggest (nond)	$V_{CC}$ = 1.7 V, max clock frequency (f <sub>C</sub> ), $C$ = 0.1 $V_{CC}$ /0.9 $V_{CC}$ , Q = open	-	2	A
I <sub>CC</sub>	Supply current (read)	$V_{CC}$ = 1.7 V, f <sub>C</sub> = 5 MHz, C = 0.1 $V_{CC}$ /0.9 $V_{CC}$ , Q = open	-	2	mA
I <sub>CC0</sub> <sup>(2)</sup>	Supply current (write)	$V_{CC}$ = 1.7 V, during $t_W$ , $\overline{S}$ = $V_{CC}$	-	5	mA
I <sub>CC1</sub>	Supply current (standby)	$V_{CC}$ = 1.7 V, $\overline{S}$ = $V_{CC}$ , $V_{IN}$ = $V_{SS}$ or $V_{CC}$	-	1	μΑ
$V_{IL}$	Input low voltage	1.7 V ≤V <sub>CC</sub> < 2.5 V	-0.45	0.25 V <sub>CC</sub>	V
$V_{IH}$	Input high voltage	1.7 V ≤V <sub>CC</sub> < 2.5 V	0.75 V <sub>CC</sub>	V <sub>CC</sub> +1	٧
$V_{OL}$	Output low voltage	I <sub>OL</sub> = 0.15 mA, V <sub>CC</sub> = 1.7 V	-	0.3	V
V <sub>OH</sub>	Output high voltage	$I_{OH} = -0.1 \text{ mA}, V_{CC} = 1.7 \text{ V}$	0.8 V <sub>CC</sub>	-	V

<sup>1.</sup> If the application uses the M95640-DF devices at 2.5 V  $\leq$  V<sub>CC</sub>  $\leq$  5.5 V and -40 °C  $\leq$  T<sub>A</sub>  $\leq$  +85 °C, please refer to Table 15

DS6633 - Rev 20 page 27/47

<sup>2.</sup> Evaluated by characterization - not tested in production.



Table 18. AC characteristics (M95640-W)

	Test conditions specified in Table 8 and Table 11									
Symbol	Alt.	Parameter		V <sub>CC</sub> ≥ 2.5 V		V <sub>CC</sub> ≥ 4.5 V				
			Min.	Max.	Min.	Max.				
f <sub>C</sub>	f <sub>SCK</sub>	Clock frequency	DC	10	DC	20	MHz			
tslch	t <sub>CSS1</sub>	S active setup time	30	-	15	-	ns			
tshch	t <sub>CSS2</sub>	S not active setup time	30	-	15	-	ns			
t <sub>SHSL</sub>	t <sub>CS</sub>	S̄ deselect time	40	-	20	-	ns			
t <sub>CHSH</sub>	t <sub>CSH</sub>	$\overline{S}$ active hold time	30	-	15	-	ns			
$t_{\text{CHSL}}$	-	S not active hold time	30	-	15	-	ns			
t <sub>CH</sub> <sup>(1)</sup>	t <sub>CLH</sub>	Clock high time	40	-	20	-	ns			
t <sub>CL</sub> <sup>(1)</sup>	t <sub>CLL</sub>	Clock low time	40	-	20	-	ns			
t <sub>CLCH</sub> <sup>(2)</sup>	t <sub>RC</sub>	Clock rise time	-	2	-	2	μs			
t <sub>CHCL</sub> (2)	t <sub>FC</sub>	Clock fall time	-	2	-	2	μs			
t <sub>DVCH</sub>	t <sub>DSU</sub>	Data in setup time	10	-	5	-	ns			
t <sub>CHDX</sub>	t <sub>DH</sub>	Data in hold time	10	-	10	-	ns			
t <sub>HHCH</sub>	-	Clock low hold time after HOLD not active	30	-	15	-	ns			
t <sub>HLCH</sub>	-	Clock low hold time after HOLD active	30	-	15	-	ns			
t <sub>CLHL</sub>	-	Clock low set-up time before HOLD active	0	-	0	-	ns			
t <sub>CLHH</sub>	-	Clock low set-up time before HOLD not active	0	-	0	-	ns			
t <sub>SHQZ</sub> (2)	t <sub>DIS</sub>	Output disable time	-	40	-	20	ns			
t <sub>CLQV</sub> ((3)	t <sub>V</sub>	Clock low to output valid	-	40	-	20	ns			
t <sub>CLQX</sub>	t <sub>HO</sub>	Output hold time	0	-	0	-	ns			
t <sub>QLQH</sub> <sup>(2)</sup>	t <sub>RO</sub>	Output rise time	-	40	-	20	ns			
t <sub>QHQL</sub> (2)	t <sub>FO</sub>	Output fall time	-	40	_	20	ns			
t <sub>HHQV</sub>	t <sub>LZ</sub>	HOLD high to output valid	-	40	-	20	ns			
t <sub>HLQZ</sub> (2)	t <sub>HZ</sub>	HOLD low to output high-Z	_	40	-	20	ns			
t <sub>W</sub>	t <sub>WC</sub>	Write time	_	5	_	5	ms			

- 1.  $t_{CH} + t_{CL}$  must never be lower than the shortest possible clock period,  $1/f_{C(max)}$ .
- 2. Evaluated by characterization not tested in production.
- 3.  $t_{CLQV}$  must be compatible with tCL (clock low time): if the SPI bus master offers a read setup time  $t_{SU}$  = 0 ns,  $t_{CL}$  can be equal to (or greater than)  $t_{CLQV}$ ; in all other cases,  $t_{CL}$  must be equal to (or greater than)  $t_{CLQV}$ + $t_{SU}$

DS6633 - Rev 20 page 28/47



Table 19. AC characteristics (M95640-R)

Symbol         Att         Parameter         Voc ≥ 1.8V         Voc ≥ 2.5V         Voc ≥ 4.5V         Unit           fc         fscx         Clock frequency         -         5         -         10         -         20         MHz           tslch         tcss1         S active setup time         60         -         30         -         15         -         ns           tslch         tcss2         S not active setup time         60         -         30         -         15         -         ns           tslst         tcs         S deselect time         90         -         40         -         20         -         ns           tchsl         tcs         S active hold time         60         -         30         -         15         -         ns           tchsl         tcs         S not active hold time         60         -         30         -         15         -         ns           tchsl         tcs         S cative hold time         60         -         30         -         15         -         ns           tchtl         tcl         tcl         Clock king time         80         -         40         -		Test conditions specified in Table 9 and Table 11								
fc         fsck         Clock frequency         -         5         -         10         -         20         MHz           fsclh         csst         Sactive setup time         -         5         -         10         -         20         MHz           fslch         csst         Sactive setup time         60         -         30         -         15         -         ns           fslkch         cssz         Snot active setup time         60         -         30         -         15         -         ns           fslksl         css         Sactive hold time         60         -         30         -         15         -         ns           fcksl         -         Snot active hold time         60         -         30         -         15         -         ns           fcksl         -         Snot active hold time         60         -         30         -         15         -         ns           fcksl         -         Snot active hold time         80         -         40         -         20         -         10         -         10         -         10         -         18         -         18	Cumbal	A 14	Baramatar	Vcc	≥ 1.8V	Vcc	≥ 2.5V	Vcc	≥ 4.5V	l lmi4
SILCH	Syllibol	AIL.	raidilletei	Min.	Max.	Min.	Max.	Min.	Max.	Oill
IshCH         tCSS2         S not active setup time         60         -         30         -         15         -         ns           tshSL         tCS         \$ deselect time         90         -         40         -         20         -         ns           tchSH         tCSH         \$ active hold time         60         -         30         -         15         -         ns           tchSH         tS active hold time         60         -         30         -         15         -         ns           tchSH         tCSH         \$ not active hold time         60         -         30         -         15         -         ns           tchCH         tCLCH         Clock high time         80         -         40         -         20         -         ns           tcLCH         tRC         Clock fall time         -         2         -         2         -         2         -         2         -         2         -         2         -         2         -         2         -         2         -         2         -         2         -         2         -         2         -         2         -	$f_{\mathbb{C}}$	f <sub>SCK</sub>	Clock frequency	-	5	-	10	-	20	MHz
tshst         tcs         S deselect time         90         -         40         -         20         -         ns           tchsh         tcsh         S active hold time         60         -         30         -         15         -         ns           tchst         -         S not active hold time         60         -         30         -         15         -         ns           tch(H)         tclh         Clock high time         60         -         30         -         15         -         ns           tch(H)         tclh         Clock low time         80         -         40         -         20         -         ns           tch(H)         tcl         Clock fall time         -         2         -	t <sub>SLCH</sub>	t <sub>CSS1</sub>	S active setup time	60	-	30	-	15	-	ns
tchsh         tcsh         S active hold time         60         -         30         -         15         -         ns           tchsl         -         S not active hold time         60         -         30         -         15         -         ns           tcHsl         -         S not active hold time         60         -         30         -         15         -         ns           tcHsl         -         CLL         Clock high time         80         -         40         -         20         -         ns           tcLCH <sup>(2)</sup> trc         Clock rise time         -         2         -         3         -         1	t <sub>SHCH</sub>	t <sub>CSS2</sub>	S not active setup time	60	-	30	-	15	-	ns
tchsl         -         S not active hold time         60         -         30         -         15         -         ns           tch(H)         tch(H)         tch(H)         tch(H)         tch(H)         -         20         -         ns           tch(H)         tch(H)         tch(H)         -         40         -         20         -         ns           tch(H)         tch(H)         tch(H)         -         20         -         20         -         20         -         20         -         20         -         20         -         20         -         20         -         20         -         20         -         20         -         20         -         20         -         20         -         20         -         10         -         5         -         ns           tch(D)         tobal ain setup time         20         -         10         -         10         -         15         -         ns           tch(D)         Data in hold time         20         -         10         -         15         -         ns           th(L)         Clock low hold time after HOLD not active         60	t <sub>SHSL</sub>	t <sub>CS</sub>	S deselect time	90	-	40	-	20	-	ns
t <sub>CH</sub> <sup>(1)</sup> t <sub>CLH</sub> Clock high time         80         -         40         -         20         -         ns           t <sub>CL</sub> <sup>(1)</sup> t <sub>CLL</sub> Clock low time         80         -         40         -         20         -         ns           t <sub>CLCH</sub> <sup>(2)</sup> t <sub>RC</sub> Clock rise time         -         2         -         3         -         15         -         ns	t <sub>CHSH</sub>	t <sub>CSH</sub>	S active hold time	60	-	30	-	15	-	ns
tcL <sup>(1)</sup> tcLL         Clock low time         80         -         40         -         20         -         ns           tcLCH <sup>(2)</sup> t <sub>RC</sub> Clock rise time         -         2         -         1         0         -         1         0         -         1         0         -         1         0         -         1         0         -         1         0         -         1         0         -         1         0         -         1         0         -         1         0         -         1         0         -         0         -         0         -         0         -         0         -         0         -	t <sub>CHSL</sub>	-	S not active hold time	60	-	30	-	15	-	ns
t <sub>CLCH</sub> <sup>(2)</sup> t <sub>RC</sub> Clock rise time         -         2         -         2         -         2         -         2         μs           t <sub>CHCL</sub> <sup>(2)</sup> t <sub>FC</sub> Clock fall time         -         2         -         2         -         2         -         2         -         2         -         2         -         2         -         2         -         2         -         2         -         2         -         2         -         2         -         2         -         2         -         2         -         2         -         2         -         1         -         1         -         ns           t <sub>CHDX</sub> t <sub>DH</sub> Data in setup time         2         0         -         10         -         10         -         ns           t <sub>HLCH</sub> -         Clock low hold time after HOLD active         60         -         30         -         15         -         ns           t <sub>CLH</sub> -         Clock low hold time after HOLD active         0         -         0         -         0         -         0         -         0         -         0         -         0<	t <sub>CH</sub> <sup>(1)</sup>	t <sub>CLH</sub>	Clock high time	80	-	40	-	20	-	ns
t <sub>CHCL</sub> (2)         t <sub>FC</sub> Clock fall time         -         2         -         2         -         2         μs           t <sub>DVCH</sub> t <sub>DSU</sub> Data in setup time         20         -         10         -         5         -         ns           t <sub>CHDX</sub> t <sub>DH</sub> Data in hold time         20         -         10         -         10         -         ns           t <sub>HHCH</sub> -         Clock low hold time after HOLD not active         60         -         30         -         15         -         ns           t <sub>HLCH</sub> -         Clock low hold time after HOLD active         60         -         30         -         15         -         ns           t <sub>CLHC</sub> -         Clock low setup time before HOLD active         0         -         0         -         0         -         0         -         ns           t <sub>SHOZ</sub> (2)         t <sub>DIS</sub> Output disable time         -         80         -         40         -         20         ns           t <sub>CLQY</sub> t <sub>V</sub> Clock low to output valid         -         80         -         40         -         20         ns           t <sub>CLQY</sub> (2	t <sub>CL</sub> <sup>(1)</sup>	t <sub>CLL</sub>	Clock low time	80	-	40	-	20	-	ns
tDVCH         tDSU         Data in setup time         20         -         10         -         5         -         ns           tCHDX         tDH         Data in hold time         20         -         10         -         10         -         ns           tHHCH         -         Clock low hold time after HOLD active         60         -         30         -         15         -         ns           tHLCH         -         Clock low hold time after HOLD active         60         -         30         -         15         -         ns           tCLHL         -         Clock low hold time after HOLD active         0         -         30         -         15         -         ns           tCLHL         -         Clock low setup time before HOLD active         0         -         0         -         0         -         0         -         ns           tSHAZ         tDIS         Output disable time         -         80         -         40         -         20         ns           tCLQY         tV         Clock low to output valid         -         80         -         40         -         20         ns           tQLQH         t	t <sub>CLCH</sub> (2)	t <sub>RC</sub>	Clock rise time	-	2	-	2	-	2	μs
tchdx         tbh         Data in hold time         20         -         10         -         10         -         ns           thhch         -         Clock low hold time after HOLD not active         60         -         30         -         15         -         ns           thlch         -         Clock low hold time after HOLD active         60         -         30         -         15         -         ns           tchh         -         Clock low setup time before HOLD active         0         -         0         -         0         -         0         -         ns           tchh         -         Clock low setup time before HOLD active         0         -         0         -         0         -         0         -         ns           tshaz         tpo         Output disable time         0         -         0         -         0         -         0         -         20         ns           tcloy         ty         Clock low to output valid         -         80         -         40         -         20         ns           tcloy         ty         Clock low to output valid         -         80         -         40         -<	t <sub>CHCL</sub> (2)	t <sub>FC</sub>	Clock fall time	-	2	-	2	-	2	μs
t <sub>HHCH</sub> -         Clock low hold time after HOLD not active         60         -         30         -         15         -         ns           t <sub>HLCH</sub> -         Clock low hold time after HOLD active         60         -         30         -         15         -         ns           t <sub>CLHL</sub> -         Clock low setup time before HOLD active         0         -         0         -         0         -         0         -         ns           t <sub>CLHH</sub> -         Clock low setup time before HOLD active         0         -         0         -         0         -         0         -         ns           t <sub>CLH</sub> -         Clock low setup time before HOLD active          0         -         0         -         0         -         0         -         0         -         ns           t <sub>SHOZ</sub> t <sub>DLD</sub> Output disable time         -         80         -         40         -         20         ns           t <sub>CLQV</sub> t <sub>V</sub> Clock low to output valid         -         80         -         40         -         20         ns           t <sub>QLQ</sub> t <sub>P</sub> Qutput rise time         -         80	t <sub>DVCH</sub>	t <sub>DSU</sub>	Data in setup time	20	-	10	-	5	-	ns
thLCH         -         Clock low hold time after HOLD active         60         -         30         -         15         -         ns           tCLHL         -         Clock low setup time before HOLD active         0         -         0         -         0         -         0         -         ns           tCLHH         -         Clock low setup time before HOLD not active         0         -         0         -         0         -         0         -         ns           tsHQZ(2)         tDIS         Output disable time         -         80         -         40         -         20         ns           tCLQV         tV         Clock low to output valid         -         80         -         40         -         20         ns           tCLQX         tHO         Output hold time         0         -         0         -         0         -         0         -         ns           tQLQH(2)         tRO         Output rise time         -         80         -         40         -         20         ns           tHHQV         tLZ         HOLD high to output valid         -         80         -         40         -         20	t <sub>CHDX</sub>	t <sub>DH</sub>	Data in hold time	20	-	10	-	10	-	ns
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	t <sub>HHCH</sub>	-	Clock low hold time after HOLD not active	60	-	30	-	15	-	ns
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	t <sub>HLCH</sub>	-	Clock low hold time after HOLD active	60	-	30	-	15	-	ns
$t_{CLHH}$ -       HOLD not active       0       -       0       -       0       -       ns $t_{SHQZ}^{(2)}$ $t_{DIS}$ Output disable time       -       80       -       40       -       20       ns $t_{CLQV}$ $t_V$ Clock low to output valid       -       80       -       40       -       20       ns $t_{CLQX}$ $t_{HO}$ Output hold time       0       -       0       -       0       -       0       -       ns $t_{QLQH}^{(2)}$ $t_{RO}$ Output rise time       -       80       -       40       -       20       ns $t_{HHQV}$ $t_{LZ}$ HOLD high to output valid       -       80       -       40       -       20       ns $t_{HLQZ}^{(2)}$ $t_{HZ}$ HOLD low to output high-Z       -       80       -       40       -       20       ns	t <sub>CLHL</sub>	-	·	0	-	0	-	0	-	ns
$t_{CLQV}$ $t_V$ Clock low to output valid       -       80       -       40       -       20       ns $t_{CLQX}$ $t_{HO}$ Output hold time       0       -       0       -       0       -       ns $t_{QLQH}^{(2)}$ $t_{RO}$ Output rise time       -       80       -       40       -       20       ns $t_{QLQH}^{(2)}$ $t_{FO}$ Output fall time       -       80       -       40       -       20       ns $t_{HLQZ}^{(2)}$ $t_{HZ}$ HOLD high to output valid       -       80       -       40       -       20       ns $t_{HLQZ}^{(2)}$ $t_{HZ}$ HOLD low to output high-Z       -       80       -       40       -       20       ns	t <sub>CLHH</sub>	-	·	0	-	0	-	0	-	ns
$t_{CLQX}$ $t_{HO}$ Output hold time       0       -       0       -       0       -       ns $t_{QLQH}^{(2)}$ $t_{RO}$ Output rise time       -       80       -       40       -       20       ns $t_{QHQL}^{(2)}$ $t_{FO}$ Output fall time       -       80       -       40       -       20       ns $t_{HLQZ}^{(2)}$ $t_{HZ}$ HOLD high to output valid       -       80       -       40       -       20       ns $t_{HLQZ}^{(2)}$ $t_{HZ}$ HOLD low to output high-Z       -       80       -       40       -       20       ns	t <sub>SHQZ</sub> (2)	t <sub>DIS</sub>	Output disable time	-	80	-	40	-	20	ns
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	t <sub>CLQV</sub>	t <sub>V</sub>	Clock low to output valid	-	80	-	40	-	20	ns
$t_{QHQL}^{(2)}$ $t_{FO}$ Output fall time-80-40-20ns $t_{HHQV}$ $t_{LZ}$ $\overline{HOLD}$ high to output valid-80-40-20ns $t_{HLQZ}^{(2)}$ $t_{HZ}$ $\overline{HOLD}$ low to output high-Z-80-40-20ns	t <sub>CLQX</sub>	t <sub>HO</sub>	Output hold time	0	-	0	-	0	-	ns
$t_{HHQV}$ $t_{LZ}$ $\overline{HOLD}$ high to output valid - 80 - 40 - 20 ns $t_{HLQZ}^{(2)}$ $t_{HZ}$ $\overline{HOLD}$ low to output high-Z - 80 - 40 - 20 ns	t <sub>QLQH</sub> (2)	t <sub>RO</sub>	Output rise time	-	80	-	40	-	20	ns
$t_{HLQZ}^{(2)}$ $t_{HZ}$ $\overline{HOLD}$ low to output high-Z - 80 - 40 - 20 ns	t <sub>QHQL</sub> (2)	t <sub>FO</sub>	Output fall time	-	80	-	40	-	20	ns
	t <sub>HHQV</sub>	t <sub>LZ</sub>	HOLD high to output valid	-	80	-	40	-	20	ns
t <sub>W</sub> t <sub>WC</sub> Write time - 5 - 5 ms	t <sub>HLQZ</sub> (2)	t <sub>HZ</sub>	HOLD low to output high-Z	-	80	-	40	-	20	ns
	t <sub>W</sub>	t <sub>WC</sub>	Write time	-	5	-	5	-	5	ms

<sup>1.</sup>  $t_{CH}$  +  $t_{CL}$  must never be less than the shortest possible clock period, 1 /  $f_{C}$ (max).

DS6633 - Rev 20 page 29/47

<sup>2.</sup> Evaluated by characterization - not tested in production.



Table 20. AC characteristics (M95640-DF)

fc         fsck         Clock frequency         -         5         -         10         -         20         MHz           tslch         tssch         Sactive setup time         60         -         30         -         15         -         no           tshch         tcssi         Sactive setup time         60         -         30         -         15         -         no           tshsL         tcss         S deselect time         90         -         40         -         20         -         no           tchsH         tsst         Sactive hold time         60         -         30         -         15         -         no           tchSH         Ts not active hold time         60         -         30         -         15         -         no           tchSH         tcsh         Sactive hold time         80         -         40         -         20         -         no           tchSH         tcsh         Sactive hold time         80         -         40         -         20         -         no           tcLH         tclL         Clock low time         80         -         40         -		Test conditions specified in Table 10 and Table 11									
fc         fsck         Clock frequency         -         5         -         10         -         20         MHz.           tslch         tsss         Sactive setup time         60         -         30         -         15         -         10         -         20         MHz.           tshch         tcss         Sactive setup time         60         -         30         -         15         -         no.           tshs.         tcs         Sactive hold time         60         -         30         -         15         -         no.           tchsh         tsst         Sactive hold time         60         -         30         -         15         -         no.           tchsh         tsst         Sactive hold time         60         -         30         -         15         -         no.           tchsh         tsst         Sactive hold time         60         -         30         -         15         -         no.           tchsh         tsst         Clock high time         80         -         40         -         20         -         15         -         no.           tclcl         15	Symbol	A 14	Baramatar	Vcc	≥ 1.7 V	V <sub>CC</sub> ≥	≥ 2.5 V	V <sub>CC</sub> ≥	≥ 4.5 V	Unit	
tslch         tcss1         S active setup time         60         -         30         -         15         -         no           tshch         tcss2         S not active setup time         60         -         30         -         15         -         no           tshsl         tcs         S deselect time         90         -         40         -         20         -         no           tchsh         tcsh         S active hold time         60         -         30         -         15         -         no           tchs         S active hold time         60         -         30         -         15         -         no           tchs         S not active hold time         60         -         30         -         15         -         no           tchs         S active hold time         60         -         30         -         15         -         no           tcLH         Clock high time         80         -         40         -         20         -         10         -         20         -         10           tcLCH         Clock fall time         -         2         -         2         - <th>Syllibol</th> <th>AIL.</th> <th>ralameter</th> <th>Min.</th> <th>Max.</th> <th>Min.</th> <th>Max.</th> <th>Min.</th> <th>Max.</th> <th>Ullit</th>	Syllibol	AIL.	ralameter	Min.	Max.	Min.	Max.	Min.	Max.	Ullit	
tshCh         tcss2         S not active setup time         60         -         30         -         15         -         not not setup           tshSL         tcs         S deselect time         90         -         40         -         20         -         not not setup           tchSH         tcs         S active hold time         60         -         30         -         15         -         not not not setup           tchSH         -         5 not active hold time         60         -         30         -         15         -         not not not setup           tchSH         -         5 not active hold time         60         -         30         -         15         -         not not not setup           tchSH         -         5 not active hold time         80         -         40         -         20         -         not not not not setup           tcLL         Clock low time         80         -         40         -         20         -         10         -         20         -         10           tcLCL         tcCLCH         tcD         Clock fall time         -         2         -         2         -         2         -	$f_{\mathbb{C}}$	f <sub>SCK</sub>	Clock frequency	-	5	-	10	-	20	MHz	
tshsb.         tcs         S deselect time         90         -         40         -         20         -         no           tchsh         tcsh         S active hold time         60         -         30         -         15         -         no           tchst         -         5 not active hold time         60         -         30         -         15         -         no           tchst         -         5 not active hold time         60         -         30         -         15         -         no           tcht         -         5 not active hold time         80         -         40         -         20         -         no           tcht         -         1 cth         Clock how time         80         -         40         -         20         -         no           tcLCH**         tree         Clock fall time         -         2         -         2         -         2         -         2         -         2         -         2         -         2         -         2         -         2         -         2         -         2         -         2         -         2         -	t <sub>SLCH</sub>	t <sub>CSS1</sub>	S active setup time	60	-	30	-	15	-	ns	
tCHSH         tCSH         \$\begin{array}{cccccccccccccccccccccccccccccccccccc	t <sub>SHCH</sub>	t <sub>CSS2</sub>	S not active setup time	60	-	30	-	15	-	ns	
tchsl         -         S not active hold time         60         -         30         -         15         -         not active hold time           tch(H)         tch(H)         Clock high time         80         -         40         -         20         -         not	t <sub>SHSL</sub>	t <sub>CS</sub>	S deselect time	90	-	40	-	20	-	ns	
t <sub>CH</sub> (1)         t <sub>CLH</sub> Clock high time         80         -         40         -         20         -         no.           t <sub>CL</sub> (2)         t <sub>CLL</sub> Clock low time         80         -         40         -         20         -         no.           t <sub>CLCH</sub> (2)         t <sub>RC</sub> Clock rise time         -         2         -         <	t <sub>CHSH</sub>	t <sub>CSH</sub>	S active hold time	60	_	30	-	15	-	ns	
t <sub>CL</sub> (2)         t <sub>CLL</sub> Clock low time         80         -         40         -         20         -         no.           t <sub>CLCH</sub> (2)         t <sub>RC</sub> Clock rise time         -         2         -         3         -         1         -         1         1         -         1         1	t <sub>CHSL</sub>	-	S not active hold time	60	-	30	-	15	-	ns	
tclch(2)         trc         Clock rise time         -         2         -         1         -         1         -         1         1         -         1         1         -         1         1         -         1         1         -         1         1         -         1         1         -         1 <td>t<sub>CH</sub><sup>(1)</sup></td> <td>t<sub>CLH</sub></td> <td>Clock high time</td> <td>80</td> <td>_</td> <td>40</td> <td>-</td> <td>20</td> <td>-</td> <td>ns</td>	t <sub>CH</sub> <sup>(1)</sup>	t <sub>CLH</sub>	Clock high time	80	_	40	-	20	-	ns	
t <sub>CHCL</sub> t <sub>FC</sub> Clock fall time         -         2         -         2         -         2         part part part part part part part part	t <sub>CL</sub> <sup>(2)</sup>	t <sub>CLL</sub>	Clock low time	80	-	40	-	20	-	ns	
tovch         tosu         Data in setup time         20         -         10         -         5         -         ns           tchDX         tph         Data in hold time         20         -         10         -         10         -         ns           tHCHDX         -         Clock low hold time after HOLD not active         60         -         30         -         15         -         ns           tHLCH         -         Clock low hold time after HOLD active         60         -         30         -         15         -         ns           tCLHL         -         Clock low setup time before HOLD active         0         -         0         -         0         -         0         -         ns           tCLHH         -         Clock low setup time before HOLD not active         0         -         0         -         0         -         0         -         0         -         0         -         0         -         0         -         0         -         0         -         0         -         0         -         0         -         0         -         0         -         0         -         0         -         0<	t <sub>CLCH</sub> (2)	t <sub>RC</sub>	Clock rise time	-	2	-	2	-	2	μs	
t <sub>CHDX</sub> t <sub>DH</sub> Data in hold time         20         -         10         -         10         -         ns           t <sub>HHCH</sub> -         Clock low hold time after HOLD not active         60         -         30         -         15         -         ns           t <sub>CLHL</sub> -         Clock low setup time before HOLD active         0         -         0         -         0         -         0         -         ns           t <sub>CLH</sub> -         Clock low setup time before HOLD active         0         -         0         -         0         -         0         -         0         -         0         -         0         -         0         -         0         -         0         -         0         -         0         -         0         -         ns           t <sub>SHQZ</sub> t <sub>DIS</sub> Output disable time         -         80         -         40         -         20         ns           t <sub>CLQX</sub> t <sub>V</sub> Clock low to output valid         -         80         -         40         -         20         ns           t <sub>CLQX</sub> t <sub>H</sub> O         Output fall time         -         80	t <sub>CHCL</sub>	t <sub>FC</sub>	Clock fall time	-	2	-	2	-	2	μs	
tHHCH         -         Clock low hold time after HOLD not active         60         -         30         -         15         -         ns           tHLCH         -         Clock low hold time after HOLD active         60         -         30         -         15         -         ns           tCLHL         -         Clock low setup time before HOLD active         0         -         0         -         0         -         0         -         0         -         ns           tCLHH         -         Clock low setup time before HOLD not active         0         -         0 <td< td=""><td>t<sub>DVCH</sub></td><td>t<sub>DSU</sub></td><td>Data in setup time</td><td>20</td><td>-</td><td>10</td><td>-</td><td>5</td><td>_</td><td>ns</td></td<>	t <sub>DVCH</sub>	t <sub>DSU</sub>	Data in setup time	20	-	10	-	5	_	ns	
tHLCH         -         Clock low hold time after HOLD active         60         -         30         -         15         -         ns           tCLHL         -         Clock low setup time before HOLD active         0         -         0         -         0         -         ns           tCLHH         -         Clock low setup time before HOLD not active         0         -         0         -         0         -         0         -         ns           tSHQZ         tDIS         Output disable time         -         80         -         40         -         20         ns           tCLQV         tV         Clock low to output valid         -         80         -         40         -         20         ns           tCLQX         tHO         Output hold time         0         -         0         -         0         -         ns         -         ns           tQLQH         tRO         Output rise time         -         80         -         40         -         20         ns           tHHQV         tLZ         HOLD high to output valid         -         80         -         40         -         20         ns           <	t <sub>CHDX</sub>	t <sub>DH</sub>	Data in hold time	20	-	10	-	10	-	ns	
tCLHL         -         Clock low setup time before HOLD active         0         -         0         -         0         -         ns           tCLHH         -         Clock low setup time before HOLD not active         0         -         0         -         0         -         ns           tSHQZ         tDIS         Output disable time         -         80         -         40         -         20         ns           tCLQV         tV         Clock low to output valid         -         80         -         40         -         20         ns           tCLQX         tHO         Output hold time         0         -         0         -         0         -         0         -         ns           tQLQH         tRO         Output rise time         -         80         -         40         -         20         ns           tQHQL         tFO         Output fall time         -         80         -         40         -         20         ns           tHLQZ         tHZ         HOLD low to output high-Z         -         80         -         40         -         20         ns	t <sub>HHCH</sub>	-	Clock low hold time after HOLD not active	60	-	30	-	15	-	ns	
tCLHH         -         Clock low setup time before HOLD not active         0         -         0         -         0         -         0         -         0         -         0         -         0         -         0         -         0         -         0         -         0         -         0         -         20         ns           tCLQV         tV         Clock low to output valid         -         80         -         40         -         20         ns           tCLQX         tHO         Output hold time         0         -         0         -         0         -         0         -         0         -         0         -         ns         -         40         -         20         ns           tQLQH         tRO         Output rise time         -         80         -         40         -         20         ns           tHHQV         tLZ         HOLD high to output valid         -         80         -         40         -         20         ns           tHLQZ         tHZ         HOLD low to output high-Z         -         80         -         40         -         20         ns	t <sub>HLCH</sub>	-	Clock low hold time after HOLD active	60	-	30	-	15	-	ns	
tSHQZ         tDIS         Output disable time         -         80         -         40         -         20         ns           tCLQV         tV         Clock low to output valid         -         80         -         40         -         20         ns           tCLQX         tHO         Output hold time         0         -         0         -         0         -         0         -         ns           tQLQH         tRO         Output rise time         -         80         -         40         -         20         ns           tQHQL         tFO         Output fall time         -         80         -         40         -         20         ns           tHHQV         tLZ         HOLD high to output valid         -         80         -         40         -         20         ns           tHLQZ         tHZ         HOLD low to output high-Z         -         80         -         40         -         20         ns	t <sub>CLHL</sub>	-	Clock low setup time before HOLD active	0	-	0	-	0	-	ns	
tCLQV         tV         Clock low to output valid         -         80         -         40         -         20         ns           tCLQX         tHO         Output hold time         0         -         0         -         0         -         ns           tQLQH         tRO         Output rise time         -         80         -         40         -         20         ns           tQLQH         tFO         Output fall time         -         80         -         40         -         20         ns           tHHQV         tLZ         HOLD high to output valid         -         80         -         40         -         20         ns           tHLQZ         tHZ         HOLD low to output high-Z         -         80         -         40         -         20         ns	t <sub>CLHH</sub>	-	Clock low setup time before HOLD not active	0	-	0	-	0	-	ns	
tCLQX         tHO         Output hold time         0         -         0         -         0         -         ns           tQLQH         tRO         Output rise time         -         80         -         40         -         20         ns           tQHQL         tFO         Output fall time         -         80         -         40         -         20         ns           tHHQV         tLZ         HOLD high to output valid         -         80         -         40         -         20         ns           tHLQZ         tHZ         HOLD low to output high-Z         -         80         -         40         -         20         ns	t <sub>SHQZ</sub>	t <sub>DIS</sub>	Output disable time	-	80	-	40	-	20	ns	
tQLQH         tRO         Output rise time         -         80         -         40         -         20         ns           tQHQL         tFO         Output fall time         -         80         -         40         -         20         ns           tHHQV         tLZ         HOLD high to output valid         -         80         -         40         -         20         ns           tHLQZ         tHZ         HOLD low to output high-Z         -         80         -         40         -         20         ns	t <sub>CLQV</sub>	t <sub>V</sub>	Clock low to output valid	-	80	-	40	-	20	ns	
t <sub>QHQL</sub> t <sub>FO</sub> Output fall time         -         80         -         40         -         20         ns           t <sub>HHQV</sub> t <sub>LZ</sub> HOLD high to output valid         -         80         -         40         -         20         ns           t <sub>HLQZ</sub> t <sub>HZ</sub> HOLD low to output high-Z         -         80         -         40         -         20         ns	t <sub>CLQX</sub>	t <sub>HO</sub>	Output hold time	0	-	0	-	0	-	ns	
$t_{HHQV}$ $t_{LZ}$ $\overline{HOLD}$ high to output valid $-$ 80 $-$ 40 $-$ 20 $\overline{ns}$ $t_{HLQZ}$ $t_{HZ}$ $\overline{HOLD}$ low to output high-Z $-$ 80 $-$ 40 $-$ 20 $\overline{ns}$	t <sub>QLQH</sub>	t <sub>RO</sub>	Output rise time	-	80	-	40	-	20	ns	
t <sub>HLQZ</sub> t <sub>HZ</sub> HOLD low to output high-Z - 80 - 40 - 20 ns	t <sub>QHQL</sub>	t <sub>FO</sub>	Output fall time		80	-	40	-	20	ns	
	t <sub>HHQV</sub>	t <sub>LZ</sub>	HOLD high to output valid		80	-	40	-	20	ns	
t <sub>W</sub> t <sub>se</sub> Write time - 5 - 5 m	t <sub>HLQZ</sub>	t <sub>HZ</sub>	HOLD low to output high-Z	-	80	-	40	-	20	ns	
	t <sub>W</sub>	t <sub>se</sub>	Write time	-	5	-	5	-	5	ms	


<sup>1.</sup>  $t_{CH}$  +  $t_{CL}$  must never be less than the shortest possible clock period, 1 /  $f_{C}$ (max).

DS6633 - Rev 20 page 30/47

<sup>2.</sup> Evaluated by characterization - not tested in production.




Figure 20. Serial input timing



Q High impedance


AI01447d

Figure 21. Hold timing



AI01448c

Figure 22. Serial output timing



DS6633 - Rev 20 page 31/47




# 10 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

## 10.1 SO8N package information

This SO8N is an 8-lead, 4.9 x 6 mm, plastic small outline, 150 mils body width, package.

Figure 23. SO8N - Outline



1. Drawing is not to scale.

7\_SO8\_ME\_V2

DS6633 - Rev 20 page 32/47



Symbol		millimeters		inches <sup>(1)</sup>			
Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.	
A	-	-	1.750	-	-	0.0689	
A1	0.100	-	0.250	0.0039	-	0.0098	
A2	1.250	-	-	0.0492	-	-	
b	0.280	-	0.480	0.0110	-	0.0189	
С	0.170	-	0.230	0.0067	-	0.0091	
D <sup>(2)</sup>	4.800	4.900	5.000	0.1890	0.1929	0.1969	
E	5.800	6.000	6.200	0.2283	0.2362	0.2441	
E1 <sup>(3)</sup>	3.800	3.900	4.000	0.1496	0.1535	0.1575	
е	-	1.270	-	-	0.0500	-	
h	0.250	-	0.500	0.0098	-	0.0197	
k	0°	-	8°	0°	-	8°	
L	0.400	-	1.270	0.0157	-	0.0500	
L1	-	1.040	-	-	0.0409	-	
CCC	-	-	0.100	-	-	0.0039	


Table 21, SO8N - Mechanical data

- 1. Values in inches are converted from mm and rounded to four decimal digits.
- Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.15 mm per side
- 3. Dimension "E1" does not include interlead flash or protrusions. Interlead flash or protrusions shall not exceed 0.25 mm per side.

Note:

The package top may be smaller than the package bottom. Dimensions D and E1 are determinated at the outermost extremes of the plastic body exclusive of mold flash, tie bar burrs, gate burrs and interleads flash, but including any mismatch between the top and bottom of plastic body. Measurement side for mold flash, protusions or gate burrs is bottom side.

Figure 24. SO8N - Footprint example



SO8N FP VZ

I. Dimensions are expressed in millimeters.

DS6633 - Rev 20 page 33/47


6P\_TSSOP8\_ME\_V3



# 10.2 TSSOP8 package information

This TSSOP is an 8-lead, 3 x 6.4 mm, 0.65 mm pitch, thin shrink small outline package.

Figure 25. TSSOP8 - Outline



Drawing is not to scale.

Table 22. TSSOP8 - Mechanical data

Symbol		millimeters			inches <sup>(1)</sup>	
Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.
Α	-	-	1.200	-	-	0.0472
A1	0.050	-	0.150	0.0020	-	0.0059
A2	0.800	1.000	1.050	0.0315	0.0394	0.0413
b	0.190	-	0.300	0.0075	-	0.0118
С	0.090	-	0.200	0.0035	-	0.0079
D <sup>(2)</sup>	2.900	3.000	3.100	0.1142	0.1181	0.1220
е	-	0.650	-	-	0.0256	-
E	6.200	6.400	6.600	0.2441	0.2520	0.2598
E1 <sup>(3)</sup>	4.300	4.400	4.500	0.1693	0.1732	0.1772
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
k	0°	-	8°	0°	-	8°
aaa	-	-	0.100	-	-	0.0039

- 1. Values in inches are converted from mm and rounded to four decimal digits.
- 2. Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.15 mm per side
- 3. Dimension "E1" does not include interlead flash or protrusions. Interlead flash or protrusions shall not exceed 0.25 mm per side.


DS6633 - Rev 20 page 34/47



Note:

The package top may be smaller than the package bottom. Dimensions D and E1 are determinated at the outermost extremes of the plastic body exclusive of mold flash, tie bar burrs, gate burrs and interleads flash, but including any mismatch between the top and bottom of plastic body. Measurement side for mold flash, protusions or gate burrs is bottom side.

Figure 26. TSSOP8 – Footprint example



6P\_TSSOP8\_FP\_V2

1. Dimensions are expressed in millimeters.


DS6633 - Rev 20 page 35/47



# 10.3 UFDFPN8 (DFN8) package information

This UFDFPN is a 8-lead, 2 x 3 mm, 0.5 mm pitch ultra thin profile fine pitch dual flat package.

Figure 27. UFDFPN8 - Outline



1. Maximum package warpage is 0.05 mm.

Bottom view

- 2. Exposed copper is not systematic and can appear partially or totally according to the cross section.
- 3. Drawing is not to scale.
- 4. The central pad (the area E2 by D2 in the above illustration) must be either connected to V<sub>SS</sub> or left floating (not connected) in the end application.

ZWb\_UFDFN8\_ME\_V2


DS6633 - Rev 20 page 36/47

		14510 20. 0	211110 111001			
Symbol		millimeters			inches <sup>(1)</sup>	
Syllibol	Min	Тур	Max	Min	Тур	Max
Α	0.450	0.550	0.600	0.0177	0.0217	0.0236
A1	0.000	0.020	0.050	0.0000	0.0008	0.0020
b <sup>(2)</sup>	0.200	0.250	0.300	0.0079	0.0098	0.0118
D	1.900	2.000	2.100	0.0748	0.0787	0.0827
D2	1.200	-	1.600	0.0472	-	0.0630
E	2.900	3.000	3.100	0.1142	0.1181	0.1220
E2	1.200	-	1.600	0.0472	-	0.0630
е	-	0.500	-	-	0.0197	-
K	0.300	-	-	0.0118	-	-
L	0.300	-	0.500	0.0118	-	0.0197
L1	-	-	0.150	-	-	0.0059
L3	0.300	-	-	0.0118	-	-
aaa	-	-	0.150	-	-	0.0059
bbb	-	-	0.100	-	-	0.0039
ccc	-	-	0.100	-	-	0.0039
ddd	-	-	0.050	-	-	0.0020
eee <sup>(3)</sup>	_	_	0.080	_	_	0.0031

Table 23. UFDFPN8 - Mechanical data

- 1. Values in inches are converted from mm and rounded to four decimal digits.
- 2. Dimension b applies to plated terminal and is measured between 0.15 and 0.30 mm from the terminal tip.
- 3. Applied for exposed die paddle and terminals. Exclude embedding part of exposed die paddle from measuring.

Figure 28. UFDFPN8 - Footprint example



1. Dimensions are expressed in millimeters.


ZWb\_UFDFN8\_FP\_V2




# 10.4 WLCSP8 package information

WLCSP8 is a 8 balls, 1.073 x 0.959 mm, 0.4 mm pitch, wafer level chip scale package.

Figure 29. WLCSP8 - Outline





(Vd\_WLCSP8\_ME\_V1

- 1. Drawing is not to scale.
- 2. Primary datum Z and seating plane are defined by the spherical crowns of the bump.


DS6633 - Rev 20 page 38/47

Table 24. WLCSP8 - Mechanical data

Cumbal		millimeters			inches <sup>(1)</sup>	1)		
Symbol	Min	Тур	Max	Min	Тур	Max		
Α	0.300	0.315	0.330	0.0118	0.0124	0.0130		
A1	-	0.115	-	-	0.0045	-		
A2	-	0.200	-	-	0.0079	-		
b <sup>(2)</sup>	-	0.160	-	-	0.0063	-		
D	-	1.073	1.093	-	0.0422	0.0430		
Е	-	0.959	0.979	-	0.0378	0.0385		
е	-	0.693	-	-	0.0273	-		
e1	-	0.800	-	-	0.0315	-		
e2	-	0.400	-	-	0.0157	-		
F	-	0.133	-	-	0.0052	-		
G	-	0.137	-	-	0.0054	-		
aaa	-	0.110	-	-	0.0043	-		
bbb	-	0.110	-	-	0.0043	-		
ccc	-	0.110	-	-	0.0043	-		
ddd	-	0.060	-	-	0.0024	-		
eee	-	0.060	-	-	0.0024	-		

- 1. Values in inches are converted from mm and rounded to 4 decimal digits.
- 2. Dimension is measured at the maximum bump diameter parallel to primary datum Z.

Figure 30. WLCSP8 - Footprint example



1. Dimensions are expressed in millimeters.

(Vd\_WLCSP8\_FP\_V1



# 11 Ordering information

M95 Example: 640 -D W MN /K **Device type** M95 = SPI serial access EEPROM **Device function**  $640 = 64 \text{ Kbit } (8192 \times 8)$ **Device family** -D = with identification page blank = without identification page **Operating voltage**  $W = V_{CC} = 2.5 \text{ to } 5.5 \text{ V}$  $R = V_{CC} = 1.8 \text{ to } 5.5 \text{ V}$  $F = V_{CC} = 1.7 \text{ to } 5.5 \text{ V}$ Package (1) MN = SO8 (150 mil width) DW = TSSOP8 (169 mil width) MC = UFDFPN8 (DFN8) CT = Thin WLCSP8 **Device grade** 6 = Industrial temperature range, - 40 to 85 °C Device tested with standard test flow

Table 25. Ordering information scheme

/K = Manufacturing technology code

T = Tape and reel packing blank = tube packing Plating technology P or G = ECOPACK2

Process(2)

- 1. All packages are ECOPACK2® (RoHS-compliant and free of brominated, chlorinated and antimony-oxide flame retardants).
- 2. The process letters apply to WLCSP devices only. The process letters appear on the device package (marking) and on the shipment box. Please contact your nearest ST Sales Office for further information.

Note:

Parts marked as ES or E or accompanied by an Engineering Sample notification letter are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

DS6633 - Rev 20 page 40/47



# **Revision history**

Table 26. Document revision history

Date	Version	Changes
		Added part number M95640-DR.
21-Dec-2010	13	Updated Features, Section 1: Description, Section 6.4: Write Status Register (WRSR), Section 6.6: Write to Memory Array (WRITE), Table 8: Absolute maximum ratings, all tables in Section 9: DC and AC parameters, Section 11: Part numbering.  Added Table 4: M95640-DR instruction set, Section 6.7: Read Identification Page, Section 6.9: Read Lock Status, Section 6.10: Lock ID, Figure 16: Read Lock Status sequence, Figure 17: Lock ID sequence, Table 27: Available M95640-DR products (package, voltage range, temperature grade).  Replaced Table 40.
02-Feb-2011	14	Updated:  UFDFPN8 package under Features  Icc @10M Hz in Table 15  note (1) under Table 32  note (1) under Table 21  layout of Table 8  Added references to M95640-DR in titles of tables 17 and 21.  Deleted Table 26 Available M95640x products (package, voltage range, temperature grade) and Table 27 Available M95640-DR products (package, voltage range, temperature grade).
07-Apr-2011	15	Updated MLP8 package data.
24-Sep-2012	16	<ul> <li>Data sheet split into:</li> <li>M95640-125 datasheet for automotive products (range 3)</li> <li>M95640-W, M95640-R, M95640-DF (this datasheet) for standard products (range 6).</li> <li>Updated:</li> <li>Cycling defined as 4 million cycles, Section 6.6.1: Cycling with Error Correction Code (ECC), Table 12: Cycling performance by groups of four bytes</li> <li>Data retention defined as 200 years, Table 13: Memory cell data retention</li> <li>Block diagram (Figure 4)</li> <li>Added:</li> <li>1.7 V AC/DC tables (M95640-DF)</li> <li>Deleted:</li> <li>Internal reset threshold voltage in Table 15: DC characteristics (M95640-W, device grade 6) and Table 17: DC characteristics (M95640-DF, device grade 6)</li> <li>M95640-DR (replaced with M95640-DF)</li> </ul>
01-Feb-2013	17	Replaced ball by bump in the whole document. UpdatedSection 7.2: Initial delivery state.  Added description of thin WLCSP 8 bump package including land pattern. Updated Note 2.
13-May-2015	18	Updated Features and WLCSP package figure on cover page. Updated Figure 3: 8-bump thin WLCSP connections (top view). Removed note on UV exposure in Section 1: Description. Updated Section 5.1.3: Power-up conditions.  Updated tables in Section 6: Instructions.  Updated Table 7: Absolute maximum ratings and its footnotes. Updated Section 10: Package information with changes in each of Sections 10.1: SO8N package information, 10.2: TSSOP8 package

DS6633 - Rev 20 page 41/47



Date	Version	Changes
		information, 10.3: UFDFN8 package information and 10.4: Thin WLCSP
		package information.
		Updated <i>Table 25: Ordering information scheme</i> and added <i>Note:</i> on Engineering samples.
		Updated Figure 4: Block diagram and Figure 9: Write Disable (WRDI) sequence.
11-Feb-2016	19	Updated caption of Figure 25 and Table 22 in Section 10.2: TSSOP8 package information.
		Updated Table 24: Thin WLCSP- 8-bump, 1.073 x 0.959 mm, wafer level chip scale package mechanical data.
15-Jun-2023	20	Updated:  Section Features  Section 2 Memory organization  Section 4 Connecting to the SPI bus  Section 6.6.1 Cycling with error correction code (ECC x 4)  Section 6.8 Write identification page (available only in M95640-D devices)  Section 8 Maximum ratings  Section 9 DC and AC parameters  Section 10 Package information  Section 11 Ordering information

DS6633 - Rev 20 page 42/47



# **Contents**

1	Desc	ription		2
2	Mem	ory org	anization	4
3 Signal description				5
	3.1	Serial c	data output (Q)	5
	3.2	Serial c	data input (D)	5
	3.3	Serial o	clock (C)	5
	3.4	Chip se	elect (S)	5
	3.5	Hold (F	<del>IOLD</del> )	5
	3.6	Write p	rotect (W)	5
	3.7	V <sub>CC</sub> su	pply voltage	5
	3.8	V <sub>SS</sub> gro	ound	5
4	Conr	necting	to the SPI bus	6
	4.1	_	odes	
5	Oper		eatures	
	5.1		voltage (V <sub>CC</sub> )	
		5.1.1	Operating supply voltage (V <sub>CC</sub> )	
		5.1.2	Device reset	
		5.1.3	Power-up conditions	
		5.1.4	Power-down	
	5.2	Active	power and standby power modes	8
	5.3	Hold co	ondition	9
	5.4	Status	register	9
	5.5	Data pr	rotection and protocol control	10
6	Instr	uctions		11
	6.1	Write e	nable (WREN)	12
		Write d	isable (WRDI)	12
	6.3	Read s	tatus register (RDSR)	13
		6.3.1	WIP bit	13
		6.3.2	WEL bit	13
		6.3.3	BP1, BP0 bits	13
		6.3.4	SRWD bit	
	6.4	Write s	tatus register (WRSR)	14
	6.5	Read fr	rom memory array (READ)	16
	6.6	Write to	memory array (WRITE)	17



		6.6.1	Cycling with error correction code (ECC x 4)	18			
	6.7	Read identification page (available only in M95640-D devices)					
	6.8	Write id	dentification page (available only in M95640-D devices)	19			
	6.9	Read Id	ock status (available only in M95640-D devices)	20			
	6.10	Lock ID	(available only in M95640-D devices)	20			
7	Powe	er-up ar	nd delivery state	22			
	7.1	Power-	up state	22			
	7.2	Initial d	elivery state	22			
8	Maxi	mum ra	tings	23			
9	DC a	nd AC p	oarameters	24			
10	Pack	age info	ormation	32			
	10.1	SO8N p	package information	32			
	10.2	TSSOF	P8 package information	34			
	10.3	UFDFP	N8 (DFN8) package information	36			
	10.4	WLCSF	P8 package information	38			
11	Orde	ring inf	ormation	40			
Rev	ision	history .		41			
List	of tab	oles		45			
List	of fig	ures		46			





# **List of tables**

Table 1.	Signal names	. 2
Table 2.	Write-protected block size	10
Table 3.	Instruction set	11
Table 4.	Significant bits within the two address bytes	11
Table 5.	Status register format	14
Table 6.	Protection modes	15
Table 7.	Absolute maximum ratings	23
Table 8.	Operating conditions (M95640-W)	24
Table 9.	Operating conditions (M95640-R)	24
Table 10.	Operating conditions (M95640-DF)	24
Table 11.	AC measurement conditions	24
Table 12.	Cycling performance by groups of four bytes	25
Table 13.	Memory cell data retention	25
Table 14.	Capacitance	25
Table 15.	DC characteristics (M95640-W)	26
Table 16.	DC characteristics (M95640-R)	26
Table 17.	DC characteristics (M95640-DF)	27
Table 18.	AC characteristics (M95640-W)	28
Table 19.	AC characteristics (M95640-R)	29
Table 20.	AC characteristics (M95640-DF)	30
Table 21.	SO8N – Mechanical data	33
Table 22.	TSSOP8 – Mechanical data	34
Table 23.	UFDFPN8 - Mechanical data	37
Table 24.	WLCSP8 - Mechanical data	39
Table 25.	Ordering information scheme	40
Table 26.	Document revision history	41

DS6633 - Rev 20 page 45/47



# **List of figures**

Figure 1.	Logic diagram	2
Figure 2.	8-pin package connections (top view)	3
Figure 3.	8-bump thin WLCSP connections (top view)	3
Figure 4.	SPI block diagram	4
Figure 5.	Bus master and memory devices on the SPI bus	6
Figure 6.	SPI modes supported	7
Figure 7.	Hold condition activation	9
Figure 8.	Write enable (WREN) sequence	2
Figure 9.	Write disable (WRDI) sequence	2
Figure 10.	Read status register (RDSR) sequence	3
Figure 11.	Write status register (WRSR) sequence	4
Figure 12.	Read from memory array (READ) sequence	6
Figure 13.	Byte write (WRITE) sequence	7
Figure 14.	Page write (WRITE) sequence	8
Figure 15.	Read identification page sequence	9
Figure 16.	Write identification page sequence	20
Figure 17.	Read lock status sequence	20
Figure 18.	Lock ID sequence	21
Figure 19.	AC measurement I/O waveform	24
Figure 20.	Serial input timing	31
Figure 21.	Hold timing	31
Figure 22.	Serial output timing	31
Figure 23.	SO8N – Outline	32
Figure 24.	SO8N - Footprint example	13
Figure 25.	TSSOP8 – Outline	
Figure 26.	TSSOP8 – Footprint example	35
Figure 27.	UFDFPN8 - Outline	6
Figure 28.	UFDFPN8 - Footprint example	
Figure 29.	WLCSP8 - Outline	8
Figure 30.	WLCSP8 - Footprint example	39

DS6633 - Rev 20 page 46/47



#### **IMPORTANT NOTICE - READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2023 STMicroelectronics – All rights reserved

DS6633 - Rev 20 page 47/47