









Recommended Land Pattern FOR CMOS

NOTE: Recommended using approximately 0.01uf bypass capacitor between PIN 6 and 3



Recommended Land Pattern FOR LVPECL, LVDS, HCSL

Pin	Function
1	Tri-state
2	NC
3	GND
4	Output
5	NC (CMOS) Output (LVPECL, LVDS, HCSL)
6	Vdd



UNLESS OTHERWISE SPECIFIED: DIMENSIONS ARE IN INCH(MM) SURFACE FINISH: TOLERANCES: LINEAR: ANGULAR:				FINISH:		DEBUR AND BREAK SHARP EDGES		DO NOT SCALE DRAWING		REVISION -	
DRAWN XXXXXX				SIGNATURE		DATE		 30332 Esperanza, Rancho Santa margarita, California 92688			
CHK'D XXXXXX								TITLE: VOLTAGE CONTROLLED TEMP. COMPENSATED SMD CRYSTAL OSCILLATOR			
APPV'D								DWG NO. ASDMP A3			
MFG								SCALE: 10:1 SHEET 1 OF 1			
Q.A						MATERIAL:					
						WEIGHT:					