DS05-20877-1E

# FLASH MEMORY

**CMOS** 

16M (2M  $\times$  8/1M  $\times$  16) BIT

# MBM29SL160TD-10/-12/MBM29SL160BD-10/-12

#### **■ FEATURES**

• Single 1.8 V read, program, and erase

Minimizes system level power requirements

Compatible with JEDEC-standard commands

Uses same software commands as E2PROMs

Compatible with JEDEC-standard world-wide pinouts

48-pin TSOP(I) (Package suffix: PFTN – Normal Bend Type, PFTR – Reversed Bend Type) 48-ball FBGA (Package suffix: PBT)

- Minimum 100,000 program/erase cycles
- High performance

100 ns maximum access time

· Sector erase architecture

Eight 4K word and thirty one 32K word sectors in word mode

Eight 8K byte and thirty one 64K byte sectors in byte mode

Any combination of sectors can be concurrently erased. Also supports full chip erase.

Boot Code Sector Architecture

T = Top sector

B = Bottom sector

• One Time Protect (OTP) region

256 Byte of OTP, accessible through a new "OTP Enable" command sequence Factory serialized and protected to provide a secure electronic serial number (ESN)

• WP/ACC input pin

At V<sub>IL</sub>, allows protection of boot sectors, regardless of sector protection/unprotection status

At VIH, allows removal of boot sector protection

At V<sub>HH</sub>, increases program performance

Embedded Erase<sup>™</sup> Algorithms

Automatically pre-programs and erases the chip or any sector

Embedded Program<sup>™</sup> Algorithms

Automatically writes and verifies data at specified address

- Data Polling and Toggle Bit feature for detection of program or erase cycle completion
- Ready/Busy output (RY/BY)


Hardware method for detection of program or erase cycle completion

(Continued)

#### (Continued)

- Automatic sleep mode
  - When addresses remain stable, automatically switch themselves to low power mode.
- Erase Suspend/Resume
  - Suspends the erase operation to allow a read in another sector within the same device
- Sector group protection
  - Hardware method disables any combination of sector groups from program or erase operations
- Sector Group Protection Set function by Extended sector group protection command
- Fast Programming Function by Extended Command
- Temporary sector group unprotection
  Temporary sector group unprotection via the RESET pin.
- In accordance with CFI (Common Flash Memory Interface)

#### **■ PACKAGE**



#### **■** GENERAL DESCRIPTION

The MBM29SL160TD/BD are a 16M-bit, 1.8 V-only Flash memory organized as 2M bytes of 8 bits each or 1M words of 16 bits each. The MBM29SL160TD/BD are offered in a 48-pin TSOP(I) and 48-ball FBGA Package. These devices are designed to be programmed in-system with the standard system 1.8 V Vcc supply. 12.0 V VPP and 5.0 V Vcc are not required for write or erase operations. The devices can also be reprogrammed in standard EPROM programmers.

The standard MBM29SL160TD/BD offer access times 100 ns and 120 ns, allowing operation of high-speed microprocessors without wait states. To eliminate bus contention the devices have separate chip enable  $(\overline{CE})$ , write enable  $(\overline{WE})$ , and output enable  $(\overline{OE})$  controls.

The MBM29SL160TD/BD are pin and command set compatible with JEDEC standard E²PROMs. Commands are written to the command register using standard microprocessor write timings. Register contents serve as input to an internal state-machine which controls the erase and programming circuitry. Write cycles also internally latch addresses and data needed for the programming and erase operations. Reading data out of the devices is similar to reading from 5.0 V and 12.0 V Flash or EPROM devices.

The MBM29SL160TD/BD are programmed by executing the program command sequence. This will invoke the Embedded Program Algorithm which is an internal algorithm that automatically times the program pulse widths and verifies proper cell margin. Typically, each sector can be programmed and verified in about 0.7 seconds. Erase is accomplished by executing the erase command sequence. This will invoke the Embedded Erase Algorithm which is an internal algorithm that automatically preprograms the array if it is not already programmed before executing the erase operation. During erase, the devices automatically time the erase pulse widths and verify proper cell margin.

A sector is typically erased and verified in 1.5 second. (If already completely preprogrammed.)

The devices also feature a sector erase architecture. The sector mode allows each sector to be erased and reprogrammed without affecting other sectors. The MBM29SL160TD/BD are erased when shipped from the factory.

The devices feature single 1.8 V power supply operation for both read and write functions. Internally generated and regulated voltages are provided for the program and erase operations. A low  $V_{CC}$  detector automatically inhibits write operations on the loss of power. The end of program or erase is detected by  $\overline{Data}$  Polling of  $DQ_7$ , by the Toggle Bit feature on  $DQ_6$ , or the RY/ $\overline{BY}$  output pin. Once the end of a program or erase cycle has been completed, the devices internally reset to the read mode.

Fujitsu's Flash technology combines years of EPROM and E²PROM experience to produce the highest levels of quality, reliability, and cost effectiveness. The MBM29SL160TD/BD memories electrically erase the entire chip or all bits within a sector simultaneously via Fowler-Nordhiem tunneling. The bytes/words are programmed one byte/word at a time using the EPROM programming mechanism of hot electron injection.

Table 1 .1 Sector Address Tables (MBM29SL160TD)

			900	tor	Addr	000			Sector	IDIES (MIDINIZSOL 1001D)	
Sector	<b>A</b> 19	<b>A</b> 18	A <sub>17</sub>	A <sub>16</sub>		A <sub>14</sub>	<b>A</b> 13	<b>A</b> 12	Size (Kbytes/ Kwords)	(×8) Address Range	(×16) Address Range
SA0	0	0	0	0	0	Х	Х	Х	64/32	000000H to 00FFFFH	000000H to 007FFFH
SA1	0	0	0	0	1	Х	Χ	Х	64/32	010000H to 01FFFFH	008000H to 00FFFFH
SA2	0	0	0	1	0	Х	Х	Х	64/32	020000H to 02FFFFH	010000H to 017FFFH
SA3	0	0	0	1	1	Х	Χ	Х	64/32	030000H to 03FFFFH	018000H to 01FFFFH
SA4	0	0	1	0	0	Х	Х	Х	64/32	040000H to 04FFFFH	020000H to 027FFFH
SA5	0	0	1	0	1	Х	Χ	Х	64/32	050000H to 05FFFFH	028000H to 02FFFFH
SA6	0	0	1	1	0	Х	Χ	Х	64/32	060000H to 06FFFFH	030000H to 037FFFH
SA7	0	0	1	1	1	Х	Χ	Х	64/32	070000H to 07FFFFH	038000H to 03FFFFH
SA8	0	1	0	0	0	Х	Χ	Х	64/32	080000H to 08FFFFH	040000H to 048000H
SA9	0	1	0	0	1	Х	Χ	Х	64/32	090000H to 09FFFFH	048000H to 04FFFFH
SA10	0	1	0	1	0	Х	Χ	Х	64/32	0A0000H to 0AFFFFH	050000H to 058000H
SA11	0	1	0	1	1	Х	Χ	Х	64/32	0B0000H to 0BFFFFH	058000H to 05FFFFH
SA12	0	1	1	0	0	Х	Χ	Х	64/32	0C0000H to 0CFFFFH	060000H to 068000H
SA13	0	1	1	0	1	Χ	Χ	Х	64/32	0D0000H to 0DFFFFH	068000H to 06FFFFH
SA14	0	1	1	1	0	Х	Х	Х	64/32	0E0000H to 0EFFFFH	070000H to 078FFFH
SA15	0	1	1	1	1	Х	Х	Х	64/32	0F0000H to 0FFFFH	078000H to 07FFFFH
SA16	1	0	0	0	0	Х	Χ	Х	64/32	100000H to 10FFFFH	080000H to 088000H
SA17	1	0	0	0	1	Х	Х	Х	64/32	110000H to 11FFFFH	088000H to 08FFFFH
SA18	1	0	0	1	0	Х	Х	Х	64/32	120000H to 12FFFFH	090000H to 098000H
SA19	1	0	0	1	1	Х	Х	Х	64/32	130000H to 13FFFFH	098000H to 09FFFFH
SA20	1	0	1	0	0	Х	Χ	Х	64/32	140000H to 14FFFFH	0A0000H to 0A7FFFH
SA21	1	0	1	0	1	Х	Х	Х	64/32	150000H to 15FFFFH	0A8000H to 00AFFFH
SA22	1	0	1	1	0	Х	Х	Х	64/32	160000H to 16FFFFH	0B0000H to 0B7000H
SA23	1	0	1	1	1	Х	Х	Х	64/32	170000H to 17FFFFH	0B8000H to 0BFFFFH
SA24	1	1	0	0	0	Х	Х	Х	64/32	180000H to 18FFFFH	0C0000H to 0C7FFFH
SA25	1	1	0	0	1	Х	Х	Х	64/32	190000H to 19FFFFH	0C8000H to 0CFFFFH
SA26	1	1	0	1	0	Х	Х	Х	64/32	1A0000H to 1AFFFFH	0D0000H to 0D7FFFH
SA27	1	1	0	1	1	Х	Х	Х	64/32	1B0000H to 1BFFFFH	0D8000H to 0DFFFFH
SA28	1	1	1	0	0	Х	Χ	Х	64/32	1C0000H to 1CFFFFH	0E0000H to 0E7FFFH
SA29	1	1	1	0	1	Х	Х	Х	64/32	1D0000H to 1DFFFFH	0E8000H to 0EFFFFH
SA30	1	1	1	1	0	Х	Х	Х	64/32	1E0000H to 1EFFFFH	0F0000H to 0F7000H
SA31	1	1	1	1	1	0	0	0	8/4	1F0000H to 1F1FFFH	0F8000H to 0F8FFFH
SA32	1	1	1	1	1	0	0	1	8/4	1F2000H to 1F3FFFH	0F9000H to 0F9FFFH
SA33	1	1	1	1	1	0	1	0	8/4	1F4000H to 1F5FFFH	0FA000H to 0FAFFFH
SA34	1	1	1	1	1	0	1	1	8/4	1F6000H to 1F7FFFH	0FB000H to 0FBFFFH
SA35	1	1	1	1	1	1	0	0	8/4	1F8000H to 1F9FFFH	0FC000H to 0FCFFFH
SA36	1	1	1	1	1	1	0	1	8/4	1FA000H to 1FBFFFH	0FD000H to 0FDFFFH
SA37	1	1	1	1	1	1	1	0	8/4	1FC000H to 1FDFFFH	0FE000H to 0FEFFFH
SA38	1	1	1	1	1	1	1	1	8/4	1FE000H to 1FFFFFH	0FF000H to 0FFFFFH

**Note:** The address range is  $A_{19}$ :  $A_{-1}$  if in byte mode ( $\overline{BYTE} = V_{IL}$ ).

The address range is  $A_{19}$ :  $A_0$  if in word mode ( $\overline{BYTE} = V_{IH}$ )

Table 1 .2 Sector Address Tables (MBM29SL160BD)

			Sec	tor A	Addr	ess			Sector	(vo)	(>16)
Sector	<b>A</b> 19	<b>A</b> 18	<b>A</b> 17	<b>A</b> 16	<b>A</b> 15	<b>A</b> 14	<b>A</b> 13	<b>A</b> 12	Size (Kbytes/ Kwords)	(×8) Address Range	(×16) Address Range
SA38	1	1	1	1	1	Х	Х	Х	64/32	1F0000H to 1FFFFFH	0F8000H to 0FFFFFH
SA37	1	1	1	1	0	Χ	Χ	Χ	64/32	1E0000H to 1EFFFFH	0F0000H to 0F7FFFH
SA36	1	1	1	0	1	Χ	Χ	Χ	64/32	1D0000H to 1DFFFFH	0E8000H to 0EFFFFH
SA35	1	1	1	0	0	Χ	Χ	Χ	64/32	1C0000H to 1CFFFFH	0E0000H to 0E7FFFH
SA34	1	1	0	1	1	Χ	Χ	Χ	64/32	1B0000H to 1BFFFFH	0D8000H to 0DFFFFH
SA33	1	1	0	1	0	Χ	Χ	Х	64/32	1A0000H to 1AFFFFH	0D0000H to 0D7FFFH
SA32	1	1	0	0	1	Χ	Χ	Χ	64/32	190000H to 19FFFFH	0C8000H to 0CFFFFH
SA31	1	1	0	0	0	Χ	Χ	Х	64/32	180000H to 18FFFFH	0C0000H to 0C7FFFH
SA30	1	0	1	1	1	Χ	Χ	Х	64/32	170000H to 17FFFFH	0B8000H to 0BFFFFH
SA29	1	0	1	1	0	Χ	Χ	Х	64/32	160000H to 16FFFFH	0B0000H to 0B7FFFH
SA28	1	0	1	0	1	Χ	Χ	Х	64/32	150000H to 15FFFFH	0A8000H to 0AFFFFH
SA27	1	0	1	0	0	Χ	Χ	Х	64/32	140000H to 14FFFFH	0A0000H to 0A7FFFH
SA26	1	0	0	1	1	Χ	Χ	Χ	64/32	130000H to 13FFFFH	098000H to 09FFFFH
SA25	1	0	0	1	0	Χ	Χ	Х	64/32	120000H to 12FFFFH	090000H to 097FFFH
SA24	1	0	0	0	Χ	Χ	Χ	Х	64/32	110000H to 11FFFFH	088000H to 08FFFFH
SA23	1	0	0	0	0	Χ	Χ	Х	64/32	100000H to 10FFFFH	080000H to 087FFFH
SA22	0	1	1	1	1	Χ	Χ	Х	64/32	0F0000H to 0FFFFH	078000H to 07FFFFH
SA21	0	1	1	1	0	Χ	Χ	Х	64/32	0E0000H to 0EFFFFH	070000H to 077FFFH
SA20	0	1	1	0	1	Χ	Χ	Χ	64/32	0D0000H to 0DFFFFH	068000H to 06FFFFH
SA19	0	1	1	0	0	Χ	Χ	Х	64/32	0C0000H to 0CFFFFH	060000H to 067FFFH
SA18	0	1	0	1	1	Χ	Χ	Х	64/32	0B0000H to 0BFFFFH	058000H to 05FFFFH
SA17	0	1	0	1	0	Χ	Χ	Х	64/32	0A0000H to 0AFFFFH	050000H to 057FFFH
SA16	0	1	0	0	1	Χ	Χ	Х	64/32	090000H to 0FFFFH	048000H to 04FFFFH
SA15	0	1	0	0	0	Χ	Χ	Х	64/32	080000H to 08FFFFH	040000H to 047FFFH
SA14	0	0	1	1	1	Χ	Χ	Х	64/32	070000H to 07FFFFH	038000H to 03FFFFH
SA13	0	0	1	1	0	Χ	Χ	Х	64/32	060000H to 06FFFFH	030000H to 037FFFH
SA12	0	0	1	0	1	Χ	Χ	Х	64/32	050000H to 05FFFFH	028000H to 02FFFFH
SA11	0	0	1	0	0	Χ	Χ	Х	64/32	040000H to 04FFFFH	020000H to 027FFFH
SA10	0	0	0	1	1	Χ	Χ	Х	64/32	030000H to 03FFFFH	018000H to 01FFFFH
SA9	0	0	0	1	0	Χ	Χ	Χ	64/32	020000H to 02FFFFH	010000H to 017FFFH
SA8	0	0	0	0	1	Χ	Χ	Х	64/32	010000H to 01FFFFH	008000H to 008FFFH
SA7	0	0	0	0	0	1	1	1	8/4	00E000H to 00FFFFH	007000H to 007FFFH
SA6	0	0	0	0	0	1	1	0	8/4	00C000H to 00DFFFH	006000H to 006FFFH
SA5	0	0	0	0	0	1	0	1	8/4	00A000H to 00BFFFH	005000H to 005FFFH
SA4	0	0	0	0	0	1	0	0	8/4	008000H to 009FFFH	004000H to 004FFFH
SA3	0	0	0	0	0	0	1	1	8/4	006000H to 007FFFH	003000H to 003FFFH
SA2	0	0	0	0	0	0	1	0	8/4	004000H to 005FFFH	002000H to 002FFFH
SA1	0	0	0	0	0	0	0	1	8/4	002000H to 003FFFH	001000H to 001FFFH
SA0	0	0	0	0	0	0	0	0	8/4	000000H to 001FFFH	000000H to 000FFFH

**Note:** The address range is  $A_{19}$ :  $A_{-1}$  if in byte mode ( $\overline{BYTE} = V_{IL}$ ). The address range is  $A_{19}$ :  $A_0$  if in word mode ( $\overline{BYTE} = V_{IH}$ ).

Table 2 .1 Sector Group Addresses (MBM29SL160TD) (Top Boot Block)

Sector Group	<b>A</b> 19	<b>A</b> 18	<b>A</b> 17	<b>A</b> 16	<b>A</b> 15	<b>A</b> 14	<b>A</b> 13	<b>A</b> 12	Sectors
SGA0	0	0	0	0	0	Х	Х	Х	SA0
	0	0	0	0	1	Х	Х	Х	
SGA1	0	0	0	1	0	Х	Х	Х	SA1 to SA3
	0	0	0	1	1	Х	Х	Х	
SGA2	0	0	1	Х	Х	Х	Х	Х	SA4 to SA7
SGA3	0	1	0	Х	Х	Х	Х	Х	SA8 to SA11
SGA4	0	1	1	Х	Х	Х	Х	Х	SA12 to SA15
SGA5	1	0	0	Х	Х	Х	Х	Х	SA16 to SA19
SGA6	1	0	1	Х	Х	Х	Х	Х	SA20 to SA23
SGA7	1	1	0	Х	Х	Х	Х	Х	SA24 to SA27
	1	1	1	0	0	Х	Х	Х	
SGA8	1	1	1	0	1	Х	Х	Х	SA28 to SA30
	1	1	1	1	0	Х	Х	Х	
SGA9	1	1	1	1	1	0	0	0	SA31
SGA10	1	1	1	1	1	0	0	1	SA32
SGA11	1	1	1	1	1	0	1	0	SA33
SGA12	1	1	1	1	1	0	1	1	SA34
SGA13	1	1	1	1	1	1	0	0	SA35
SGA14	1	1	1	1	1	1	0	1	SA36
SGA15	1	1	1	1	1	1	1	0	SA37
SGA16	1	1	1	1	1	1	1	1	SA38


Table 2 .2 Sector Group Addresses (MBM29SL160BD) (Bottom Boot Block)

Sector Group	<b>A</b> 19	<b>A</b> 18	<b>A</b> 17	<b>A</b> 16	<b>A</b> 15	<b>A</b> 14	<b>A</b> 13	<b>A</b> 12	Sectors
SGA0	0	0	0	0	0	0	0	0	SA0
SGA1	0	0	0	0	0	0	0	1	SA1
SGA2	0	0	0	0	0	0	1	0	SA2
SGA3	0	0	0	0	0	0	1	1	SA3
SGA4	0	0	0	0	0	1	0	0	SA4
SGA5	0	0	0	0	0	1	0	1	SA5
SGA6	0	0	0	0	0	1	1	0	SA6
SGA7	0	0	0	0	0	1	1	1	SA7
	0	0	0	0	1	Х	Х	Х	
SGA8	0	0	0	1	0	Х	Х	Х	SA8 to SA10
	0	0	0	1	1	Х	Х	Х	
SGA9	0	0	1	Х	Х	Х	Х	Х	SA11 to SA14
SGA10	0	1	0	Х	Х	Х	Х	Х	SA15 to SA18
SGA11	0	1	1	Х	Х	Х	Х	Х	SA19 to SA22
SGA12	1	0	0	Х	Х	Х	Х	Х	SA23 to SA26
SGA13	1	0	1	Х	Х	Х	Х	Х	SA27 to SA30
SGA14	1	1	0	Х	Х	Х	Х	Х	SA31 to SA34
	1	1	1	0	0	Х	Х	Х	
SGA15	1	1	1	0	1	Х	Х	Х	SA35 to SA37
	1	1	1	1	0	Х	Х	Х	
SGA16	1	1	1	1	1	Х	Х	Х	SA38


#### **■ PRODUCT LINE UP**

Part No.		MBM29SL160TD/MBM29SL160BD						
Ordering Part No.	Vcc = 2.0 V±0.2V	-10	-12					
Max. Address Access Time (ns)		100	120					
Max. CE Access Time (ns)		100	120					
Max. OE Access Time (ns)		35	50					

#### **■ BLOCK DIAGRAM**



#### **■ CONNECTION DIAGRAMS**



#### (Continued)

#### **FBGA**

(TOP VIEW)
Marking side

$$(\widehat{C1})$$
  $(\widehat{C2})$   $(\widehat{C3})$   $(\widehat{C4})$   $(\widehat{C5})$   $(\widehat{C6})$ 

(BGA-48P-M03)

A1	<b>A</b> <sub>3</sub>	A2	A <sub>7</sub>	А3	RY/BY	A4	WE	A5	<b>A</b> 9	A6	A <sub>13</sub>
B1	<b>A</b> <sub>4</sub>	B2	A <sub>17</sub>	В3	WP/ACC	B4	RESET	B5	A8	B6	A <sub>12</sub>
C1	<b>A</b> <sub>2</sub>	C2	<b>A</b> <sub>6</sub>	C3	A <sub>18</sub>	C4	N.C.	C5	A <sub>10</sub>	C6	A <sub>14</sub>
D1	A <sub>1</sub>	D2	<b>A</b> <sub>5</sub>	D3	N.C.	D4	<b>A</b> 19	D5	A <sub>11</sub>	D6	<b>A</b> 15
E1	A <sub>0</sub>	E2	$DQ_0$	E3	DQ <sub>2</sub>	E4	DQ <sub>5</sub>	E5	DQ <sub>7</sub>	E6	A <sub>16</sub>
F1	CE	F2	DQ <sub>8</sub>	F3	DQ <sub>10</sub>	F4	DQ <sub>12</sub>	F5	DQ <sub>14</sub>	F6	BYTE
G1	ŌĒ	G2	DQ <sub>9</sub>	G3	DQ <sub>11</sub>	G4	Vcc	G5	DQ <sub>13</sub>	G6	DQ <sub>15</sub> /A <sub>-1</sub>
H1	Vss	H2	DQ <sub>1</sub>	Н3	DQ <sub>3</sub>	H4	DQ <sub>4</sub>	H5	DQ <sub>6</sub>	H6	Vss

### **■ LOGIC SYMBOL**




Table 3 MBM29SL160TD/BD Pin Configuration

Pin	Function
A-1, A <sub>0</sub> to A <sub>19</sub>	Address Inputs
DQ <sub>0</sub> to DQ <sub>15</sub>	Data Inputs/Outputs
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
RY/ <del>BY</del>	Ready/Busy Output
RESET	Hardware Reset Pin/Temporary Sector Group Unprotection
BYTE	Selects 8-bit or 16-bit mode
WP/ACC	Hardware Write Protection/Program Acceleration
N.C.	No Internal Connection
Vss	Device Ground
Vcc	Device Power Supply

Table 4 MBM29SL160TD/BD User Bus	<b>Operations</b>	$(\overline{BYTE} = V_{IH})$
----------------------------------	-------------------	------------------------------

Operation	CE	ŌE	WE	Ao	<b>A</b> 1	<b>A</b> 6	<b>A</b> 9	DQ <sub>0</sub> to DQ <sub>15</sub>	RESET	WP/ACC
Auto-Select Manufacturer Code (1)	L	L	Н	L	L	L	VID	Code	Н	Х
Auto-Select Device Code (1)	L	L	Н	Н	L	L	VID	Code	Н	Х
Read (3)	L	L	Н	A <sub>0</sub>	<b>A</b> 1	A <sub>6</sub>	<b>A</b> 9	<b>D</b> оит	Н	Х
Standby	Н	Χ	Χ	Χ	Χ	Χ	Χ	HIGH-Z	Н	Х
Output Disable	L	Н	Н	Χ	Χ	Χ	Χ	HIGH-Z	Н	Х
Write (Program/Erase)	L	Н	L	A <sub>0</sub>	<b>A</b> 1	<b>A</b> 6	<b>A</b> 9	Din	Н	Х
Enable Sector Group Protection (2), (4)	L	VID	T	L	Н	L	VID	Х	Н	Х
Verify Sector Group Protection (2), (4)	L	L	Н	L	Н	L	VID	Code	Н	Х
Temporary Sector Group Unprotection (5)	Χ	Х	Х	Χ	Х	Х	Χ	Х	VID	Х
Reset (Hardware)/Standby	Χ	Χ	Χ	Χ	Χ	Χ	Χ	HIGH-Z	L	Х
Boot Block Sector Write Protection	Χ	Χ	Х	Χ	Χ	Χ	Χ	Х	Х	L

#### Table 5 MBM29SL160TD/BD User Bus Operations (BYTE = V<sub>IL</sub>)

Operation	CE	ŌE	WE	DQ <sub>15</sub> / A <sub>-1</sub>	Ao	<b>A</b> 1	<b>A</b> 6	<b>A</b> 9	DQ <sub>0</sub> to DQ <sub>7</sub>	RESET	WP/ACC
Auto-Select Manufacturer Code (1)	L	L	Н	L	L	L	L	VID	Code	Н	Х
Auto-Select Device Code (1)	L	L	Н	L	Η	L	L	VID	Code	Н	Х
Read (3)	L	L	Н	<b>A</b> -1	A <sub>0</sub>	A <sub>1</sub>	<b>A</b> 6	<b>A</b> 9	<b>D</b> оит	Н	Х
Standby	Н	Х	Х	Х	Χ	Х	Х	Х	HIGH-Z	Н	Х
Output Disable	L	Н	Н	Х	Χ	Х	Х	Х	HIGH-Z	Н	Х
Write (Program/Erase)	L	Н	L	<b>A</b> -1	A <sub>0</sub>	A <sub>1</sub>	<b>A</b> 6	<b>A</b> 9	DIN	Н	Х
Enable Sector Group Protection (2), (4)	L	VID	7.	L	L	Н	L	VID	Х	Н	Х
Verify Sector Group Protection (2), (4)	L	L	Н	L	L	Н	L	VID	Code	Н	Х
Temporary Sector Group Unprotection (5)	Х	Х	Х	Х	Х	Х	Х	Х	Х	VID	Х
Reset (Hardware)/Standby	Χ	Χ	Χ	Х	Χ	Χ	Χ	Х	HIGH-Z	L	Х
Boot Block Sector Write Protection	Χ	Х	Х	Х	Χ	Х	Х	Χ	Х	Х	L

**Notes:** 1. Manufacturer and device codes may also be accessed via a command register write sequence. See Table 7

- 2. Refer to the section on Sector Group Protection.
- 3.  $\overline{\text{WE}}$  can be  $V_{\text{IL}}$  if  $\overline{\text{OE}}$  is  $V_{\text{IL}}$ ,  $\overline{\text{OE}}$  at  $V_{\text{IH}}$  initiates the write operations.
- 4.  $Vcc = 2.0 V \pm 10\%$
- 5. It is also used for the extended sector group protection.

#### **■ FUNCTIONAL DESCRIPTION**

#### **Read Mode**

The MBM29SL160TD/BD have two control functions which must be satisfied in order to obtain data at the outputs.  $\overline{\text{CE}}$  is the power control and should be used for a device selection.  $\overline{\text{OE}}$  is the output control and should be used to gate data to the output pins if a device is selected.

Address access time (tacc) is equal to the delay from stable addresses to valid output data. The chip enable access time (tce) is the delay from stable addresses and stable  $\overline{CE}$  to valid data at the output pins. The output enable access time is the delay from the falling edge of  $\overline{OE}$  to valid data at the output pins. (Assuming the addresses have been stable for at least tacc-toe time.) When reading out a data without changing addresses after power-up, it is necessary to input hardware reset or to change  $\overline{CE}$  pin from "H" to "L"

#### Standby Mode

There are two ways to implement the standby mode on the MBM29SL160TD/BD devices, one using both the  $\overline{\text{CE}}$  and  $\overline{\text{RESET}}$  pins; the other via the  $\overline{\text{RESET}}$  pin only.

When using both pins, a CMOS standby mode is achieved with  $\overline{\text{CE}}$  and  $\overline{\text{RESET}}$  inputs both held at  $V\text{cc} \pm 0.3 \text{ V}$ . Under this condition the current consumed is less than 5  $\mu\text{A}$  max. During Embedded Algorithm operation, Vcc active current (Icc2) is required even  $\overline{\text{CE}}$  = "H". The device can be read with standard access time (tce) from either of these standby modes.

When using the  $\overline{RESET}$  pin only, a CMOS standby mode is achieved with  $\overline{RESET}$  input held at Vss  $\pm$  0.3 V ( $\overline{CE}$  = "H" or "L"). Under this condition the current is consumed is less than 5  $\mu$ A max. Once the  $\overline{RESET}$  pin is taken high, the device requires tree of wake up time before outputs are valid for read access.

In the standby mode the outputs are in the high impedance state, independent of the  $\overline{OE}$  input.

#### **Automatic Sleep Mode**

There is a function called automatic sleep mode to restrain power consumption during read-out of MBM29SL160TD/BD data. This mode can be used effectively with an application requested low power consumption such as handy terminals.

To activate this mode, MBM29SL160TD/BD automatically switch themselves to low power mode when MBM29SL160TD/BD addresses remain stably during access fine of 150 ns. It is not necessary to control  $\overline{\text{CE}}$ ,  $\overline{\text{WE}}$ , and  $\overline{\text{OE}}$  on the mode. Under the mode, the current consumed is typically 1  $\mu\text{A}$  (CMOS Level).

During simultaneous operation, Vcc active current (lcc2) is required.

Since the data are latched during this mode, the data are read-out continuously. If the addresses are changed, the mode is canceled automatically and MBM29SL160TD/BD read-out the data for changed addresses.

#### **Output Disable**

With the  $\overline{OE}$  input at a logic high level ( $V_{\mathbb{H}}$ ), output from the devices are disabled. This will cause the output pins to be in a high impedance state.

#### Autoselect

The autoselect mode allows the reading out of a binary code from the devices and will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the devices to be programmed with its corresponding programming algorithm. This mode is functional over the entire temperature range of the devices.

To activate this mode, the programming equipment must force  $V_{ID}$  (10 V to 11 V) on address pin  $A_9$ . Two identifier bytes may then be sequenced from the devices outputs by toggling address  $A_0$  from  $V_{IL}$  to  $V_{IH}$ . All addresses are DON'T CARES except  $A_0$ ,  $A_1$ , and  $A_6$  ( $A_{-1}$ ). (See Tables 4 and 5.)

The manufacturer and device codes may also be read via the command register, for instances when the MBM29SL160TD/BD are erased or programmed in a system without access to high voltage on the A<sub>9</sub> pin. The command sequence is illustrated in Table 7. (Refer to Autoselect Command section.)

Word 0 ( $A_0 = V_{IL}$ ) represents the manufacturer's code (Fujitsu = 04H) and word 1 ( $A_0 = V_{IH}$ ) represents the device identifier code (MBM29SL160TD = E4H and MBM29SL160BD = E7H for ×8 mode; MBM29SL160TD = 22E4H and MBM29SL160BD = 22E7H for ×16 mode). These two bytes/words are given in the tables 6.1 to 6.2. All identifiers for manufactures and device will exhibit odd parity with DQ<sub>7</sub> defined as the parity bit. In order to read the proper device codes when executing the autoselect, A<sub>1</sub> must be  $V_{IL}$ . (See Tables 6.1 to 6.2.)

Table 6 .1 MBM29SL160TD/BD Sector Group Protection Verify Autoselect Codes

	Туре		A <sub>12</sub> to A <sub>19</sub>	<b>A</b> 6	<b>A</b> 1	Αo	<b>A</b> -1*1	Code (HEX)
Manufa	cture's Code		Х	Vıl	Vıl	Vıl	Vıl	04H
	MBM29SL160TD	Byte	Х	VIL	VIL	Vih	Vıl	E4H
Device	WIBINI293L1601D	Word	^	VIL	VIL	VIH	Х	22E4H
Code	MBM29SL160BD	Byte	Х	VIL	VIL	Vih	Vıl	E7H
	INIDINI293L160BD	Word	^	VIL	VIL	VIH	Х	22E7H
Sector Group Protection			Sector Group Addresses	VıL	ViH	VıL	VIL	01H*²

<sup>\*1:</sup> A-1 is for Byte mode.

Table 6.2 Expanded Autoselect Code Table

	Туре		Code	<b>DQ</b> <sub>15</sub>	DQ <sub>14</sub>	<b>DQ</b> <sub>13</sub>	<b>DQ</b> <sub>12</sub>	DQ <sub>11</sub>	DQ <sub>10</sub>	DQ <sub>9</sub>	DQ <sub>8</sub>	DQ <sub>7</sub>	DQ <sub>6</sub>	DQ₅	DQ <sub>4</sub>	DQ <sub>3</sub>	DQ <sub>2</sub>	DQ <sub>1</sub>	DQ₀
Manufacturer's Code			04H	A-1/0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
MDM000L400	MBM29SL160TD	(B)	E4H	A-1	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	1	1	1	0	0	1	0	0
Device		(W)	22E4H	0	0	1	0	0	0	1	0	1	1	1	0	0	1	0	0
Code	MBM29SL160BD	(B)	E7H	A-1	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	1	1	1	0	0	1	1	1
	INDINI293L 100BD	(W)	22E7H	0	0	1	0	0	0	1	0	1	1	1	0	0	1	1	1
Sector Group Protection			01H	A-1/0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

(B): Byte mode (W): Word mode

<sup>\*2:</sup> Outputs 01H at protected sector group addresses and outputs 00H at unprotected sector group addresses.

#### Write

Device erasure and programming are accomplished via the command register. The contents of the register serve as inputs to the internal state machine. The state machine outputs dictate the function of the device.

The command register itself does not occupy any addressable memory location. The register is a latch used to store the commands, along with the address and data information needed to execute the command. The command register is written by bringing  $\overline{WE}$  to  $V_{IL}$ , while  $\overline{CE}$  is at  $V_{IL}$  and  $\overline{OE}$  is at  $V_{IH}$ . Addresses are latched on the falling edge of  $\overline{WE}$  or  $\overline{CE}$ , whichever happens later; while data is latched on the rising edge of  $\overline{WE}$  or  $\overline{CE}$ , whichever happens first. Standard microprocessor write timings are used.

Refer to AC Write Characteristics and the Erase/Programming Waveforms for specific timing parameters.

#### **Sector Group Protection**

The MBM29SL160TD/BD feature hardware sector group protection. This feature will disable both program and erase operations in any combination of seventeen sector groups of memory. (See Tables 2.1 and 2.2). The sector group protection feature is enabled using programming equipment at the user's site. The device is shipped with all sector groups unprotected.

To activate this mode, the programming equipment must force  $V_{ID}$  on address pin  $A_9$  and control pin  $\overline{OE}$ , (suggest  $V_{ID} = 10V$  to 11V),  $\overline{CE} = V_{IL}$  and  $A_0 = A_6 = V_{IL}$ ,  $A_1 = V_{IH}$ . The sector group addresses ( $A_{19}$ ,  $A_{18}$ ,  $A_{17}$ ,  $A_{16}$ ,  $A_{15}$ ,  $A_{14}$ ,  $A_{13}$ , and  $A_{12}$ ) should be set to the sector to be protected. Tables 1.1 and 1.2 define the sector address for each of the thirty nine (39) individual sectors, and tables 2.1 and 2.2 define the sector group address for each of the seventeen (17) individual group sectors. Programming of the protection circuitry begins on the falling edge of the  $\overline{WE}$  pulse and is terminated with the rising edge of the same. Sector group addresses must be held constant during the  $\overline{WE}$  pulse. See figures 16 and 25 for sector group protection waveforms and algorithm.

To verify programming of the protection circuitry, the programming equipment must force  $V_{ID}$  on address pin  $A_9$  with  $\overline{CE}$  and  $\overline{OE}$  at  $V_{IL}$  and  $\overline{WE}$  at  $V_{IH}$ . Scanning the sector group addresses ( $A_{19}$ ,  $A_{18}$ ,  $A_{17}$ ,  $A_{16}$ ,  $A_{15}$ ,  $A_{14}$ ,  $A_{13}$ , and  $A_{12}$ ) while ( $A_6$ ,  $A_1$ ,  $A_0$ ) = (0, 1, 0) will produce a logical "1" code at device output DQ<sub>0</sub> for a protected sector. Otherwise the device will produce "0" for unprotected sector. In this mode, the lower order addresses, except for  $A_0$ ,  $A_1$ , and  $A_6$  are DON'T CARES. Address locations with  $A_1 = V_{IL}$  are reserved for Autoselect manufacturer and device codes.  $A_{-1}$  requires to apply to  $V_{IL}$  on byte mode.

It is also possible to determine if a sector group is protected in the system by writing an Autoselect command. Performing a read operation at the address location XX02H, where the higher order addresses (A<sub>19</sub>, A<sub>18</sub>, A<sub>17</sub>, A<sub>16</sub>, A<sub>15</sub>, A<sub>14</sub>, A<sub>13</sub>, and A<sub>12</sub>) are the desired sector group address will produce a logical "1" at DQ<sub>0</sub> for a protected sector group. See Tables 6.1 and 6.2 for Autoselect codes.

#### **Temporary Sector Group Unprotection**

This feature allows temporary unprotection of previously protected sector groups of the MBM29SL160TD/BD devices in order to change data. The Sector Group Unprotection mode is activated by setting the  $\overline{\text{RESET}}$  pin to high voltage (V<sub>ID</sub>). During this mode, formerly protected sector groups can be programmed or erased by selecting the sector group addresses. Once the V<sub>ID</sub> is taken away from the  $\overline{\text{RESET}}$  pin, all the previously protected sector groups will be protected again. Refer to Figures 17 and 26.

#### **RESET**

#### Hardware Reset

The MBM29SL160TD/BD devices may be reset by driving the  $\overline{RESET}$  pin to  $V_{IL}$ . The  $\overline{RESET}$  pin has a pulse requirement and has to be kept low ( $V_{IL}$ ) for at least " $t_{RP}$ " in order to properly reset the internal state machine. Any operation in the process of being executed will be terminated and the internal state machine will be reset to the read mode " $t_{READY}$ " after the  $\overline{RESET}$  pin is driven low. Furthermore, once the  $\overline{RESET}$  pin goes high, the devices require an additional " $t_{RH}$ " before it will allow read access. When the  $\overline{RESET}$  pin is low, the devices will be in the standby mode for the duration of the pulse and all the data output pins will be tri-stated. If a hardware reset occurs during a program or erase operation, the data at that particular location will be corrupted. Please note that the  $\overline{RESET}$  output signal should be ignored during the  $\overline{RESET}$  pulse. See Figure 12 for the timing diagram. Refer to Temporary Sector Group Unprotection for additional functionality.

#### **Boot Block Sector Protection**

The Write Protection function provides a hardware method of protecting certain boot sectors without using  $V_{ID}$ . This function is one of two provided by the  $\overline{WP}/ACC$  pin.

If the system asserts  $V_{\mathbb{L}}$  on the  $\overline{WP}/ACC$  pin, the device disables program and erase functions in the two "outermost" 8K byte boot sectors independently of whether those sectors were protected or unprotected using the method described in "Sector Protection/Unprotection". The two outermost 8K byte boot sectors are the two sectors containing the lowest addresses in a bottom-boot-configured device, or the two sectors containing the highest addresses in a top-boot-congfigured device.

(MBM29SL160TD: SA37 and SA38, MBM29SL160BD: SA0 and SA1)

If the system asserts  $V_{\mathbb{H}}$  on the  $\overline{WP}/ACC$  pin, the device reverts to whether the two outermost 8K byte boot sectors were last set to be protected or unprotected. That is, sector protection or unprotection for these two sectors depends on whether they were last protected or unprotected using the method described in "Sector protection/unprotection".

#### **Accelerated Program Operation**

The device offers accelerated program operations through the ACC function. This is one of two functions provided by the  $\overline{WP}/ACC$  pin. This function is primarily intended to allow faster factory throughput by 50 percent.

If the system asserts  $V_{HH}$  on this pin, the device automatically enters the after mentioned Fast mode, temporarily unprotects any protected sectors, and uses the higher voltage on the pin to reduce the time required for program operations. The system would use a two-cycle program command sequence as required by the Fast mode. Removing  $V_{HH}$  from the  $\overline{WP}/ACC$  pin returns the device to normal operation.

If you use this function, please contact a Fujitsu representative for more information.

# $MBM29SL160TD \hbox{-} 10/\hbox{-} 12/MBM29SL160BD \hbox{-} 10/\hbox{-} 12$

#### Table 7 MBM29SL160TD/BD Command Definitions

Command Sequence		Bus Write Cycles Req'd	First Write		Second Write (		Third Write (		Fourth Read/ Cyc	Write	Fifth Write (		Sixth Write	
		Req'a	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data
Read/Reset	Word Byte	1	XXXH	F0H	_	_	_	_	_	_	_	_	_	_
Read/Reset	Word	3	555H	AAH	2AAH	55H	555H	F0H	RA	RD				
Reau/Reset	Byte	3	AAAH	AAH	555H	5511	AAAH	FULL	NA	ND	_		_	_
Autoselect	Word	3	555H	AAH	2AAH	55H	555H	90H						
Autoselect	Byte	3	AAAH	7/11	555H	3311	AAAH	3011						
Program	Word	4	555H	AAH	2AAH	55H	555H	A0H	PA	PD	_			
1 Togram	Byte	-	AAAH	7011	555H	0011	AAAH	7.011		, ,				
Chip Erase	Word	6	555H	AAH	2AAH	55H	555H	80H	555H	AAH	2AAH	55H	555H	10H
'	Byte		AAAH		555H		AAAH		AAAH		555H		AAAH	
Sector Erase	Word	6	555H	AAH	2AAH	55H	555H	80H	555H	AAH	2AAH	55H	SA	30H
- 0	Byte		AAAH	Doll	555H		AAAH		AAAH		555H			
Erase Susp		1	XXXH	B0H		_	_	_			_		_	_
Erase Resu	1	1	XXXH	30H		_	_	_		_				_
Set to Fast Mode	Word	3	555H	AAH	2AAH	55H	555H 20H	20H —		_	_	_	_	_
	Byte		AAAH		555H		AAAH							
Fast Program *1	Word Byte	2	XXXH	A0H	PA	PD	_	_	_	_	_	_	_	_
Danet from	Word		XXXH		XXXH	F0H								
Reset from Fast Mode *1	Byte	2	XXXH	90H	XXXH	*5	_	_		_	_	_	_	_
Extended	Word	4	2/2/2/11	0011	004	0011	004	4011	004	0.0				
Sector Group Protection *2	Byte	4	XXXH	60H	SPA	60H	SPA	40H	SPA	SD	_	_		_
0 +0	Word	4	55H	0011										
Query *3	Byte	1	AAH	98H	_		_		_	_	_		_	_
OTP	Word	3	555H	AAH	2AAH	55H	555H	ᅇᆈ						
Entry	Byte	3	AAAH	ААП	555H	ออก	AAAH 88H	00П		_   _	_	-	_	
OTP	Word	4	555H	AAH	2AAH	55H	555H	A0H	PA	PD				
Program *4	Byte	4	AAAH	AAIT	555H	3311	AAAH	AUIT	ГА	FD				
OTP	Word	4	555H	AAH	2AAH	55H	555H	90H	XXXH	00H				
Exit *4	Byte	7	AAAH	/WALL	555H	5511	AAAH	5011	AAAATT	5011				

- **Notes:** 1. Address bits A<sub>11</sub> to A<sub>19</sub> = X = "H" or "L" for all address commands except or Program Address (PA), Sector Address (SA).
  - 2. Bus operations are defined in Tables 4 and 5.
  - 3. RA = Address of the memory location to be read
    - PA = Address of the memory location to be programmed Addresses are latched on the falling edge of the write pulse.
    - SA = Address of the sector to be erased. The combination of A<sub>19</sub>, A<sub>18</sub>, A<sub>17</sub>, A<sub>16</sub>, A<sub>15</sub>, A<sub>14</sub>, A<sub>13</sub>, and A<sub>12</sub> will uniquely select any sector.
  - 4. RD = Data read from location RA during read operation.
    - PD = Data to be programmed at location PA. Data is latched on the falling edge of write pulse.
  - 5. SPA = Sector group address to be protected. Set sector group address (SGA) and (A<sub>6</sub>, A<sub>1</sub>, A<sub>0</sub>) = (0, 1, 0).
    - SD = Sector group protection verify data. Output 01H at protected sector group addresses and output 00H at unprotected sector group addresses.
  - 6. OTPA = Address of the OTP area

29SL160TD (Top Boot Type) Word Mode: FFF7FH to FFFFFH

Byte Mode: 1FFEFFH to 1FFFFFH

29SL160BD (Bottom Boot Type) Word Mode: 00000H to 00080H

Byte Mode: 00000H to 00100H

- \*1: This command is valid while Fast Mode.
- \*2: This command is valid while  $\overline{RESET} = V_{ID}$ .
- \*3: The valid addresses are A<sub>6</sub> to A<sub>0</sub>.
- \*4: This command is valid while OTP mode.
- \*5: The data "00H" is also acceptable.
- 7. The system should generate the following address patterns:

Word Mode: 555H or 2AAH to addresses Ao to A10

Byte Mode: AAAH or 555H to addresses A-1 and A<sub>0</sub> to A<sub>10</sub>

8. Both Read/Reset commands are functionally equivalent, resetting the device to the read mode.

#### **■** Command Definitions

Device operations are selected by writing specific address and data sequences into the command register. Writing incorrect address and data values or writing them in the improper sequence will reset the devices to the read mode. Table 7 defines the valid register command sequences. Note that the Erase Suspend (B0H) and Erase Resume (30H) commands are valid only while the Sector Erase operation is in progress. Moreover both Read/Reset commands are functionally equivalent, resetting the device to the read mode. Please note that commands are always written at  $DQ_0$  to  $DQ_7$  and  $DQ_8$  to  $DQ_{15}$  bits are ignored.

#### Read/Reset Command

In order to return from Autoselect mode or Exceeded Timing Limits ( $DQ_5 = 1$ ) to Read/Reset mode, the Read/Reset operation is initiated by writing the Read/Reset command sequence into the command register. Microprocessor read cycles retrieve array data from the memory. The devices remain enabled for reads until the command register contents are altered.

The devices will automatically power-up in the Read/Reset state. In this case, a command sequence is not required to read data. Standard microprocessor read cycles will retrieve array data. This default value ensures that no spurious alteration of the memory content occurs during the power transition. Refer to the AC Read Characteristics and Waveforms for the specific timing parameters.

#### **Autoselect Command**

Flash memories are intended for use in applications where the local CPU alters memory contents. As such, manufacture and device codes must be accessible while the devices reside in the target system. PROM programmers typically access the signature codes by raising A<sub>9</sub> to a high voltage. However, multiplexing high voltage onto the address lines is not generally desired system design practice.

The device contains an Autoselect command operation to supplement traditional PROM programming methodology. The operation is initiated by writing the Autoselect command sequence into the command register.

Following the command write, a read cycle from address (XX)00H retrieves the manufacture code of 04H. A read cycle from address (XX)01H for  $\times$ 16((XX)02H for  $\times$ 8) returns the device code (MBM29SL160TD = E4H and MBM29SL160BD = E7H for  $\times$ 8 mode; MBM29SL160TD = 22E4H and MBM29SL160BD = 22E7H for  $\times$ 16 mode), (See Tables 6.1 and 6.2.)

All manufacturer and device codes will exhibit odd parity with DQ $_7$  defined as the parity bit. Sector state (protection or unprotection) will be informed by address (XX)02H for ×16 ((XX)04H for ×8). Scanning the sector group addresses (A<sub>19</sub>, A<sub>18</sub>, A<sub>17</sub>, A<sub>16</sub>, A<sub>15</sub>, A<sub>14</sub>, A<sub>13</sub>, and A<sub>12</sub>) while (A<sub>6</sub>, A<sub>1</sub>, A<sub>0</sub>) = (0, 1, 0) will produce a logical "1" at device output DQ<sub>0</sub> for a protected sector group. The programming verification should be performed by verify sector group protection on the protected sector. (See Tables 4 and 5.)

To terminate the operation, it is necessary to write the Read/Reset command sequence into the register, and also to write the Autoselect command during the operation, execute it after writing Read/Reset command sequence.

#### **Byte/Word Programming**

The devices are programmed on a byte-by-byte (or word-by-word) basis. Programming is a four bus cycle operation. There are two "unlock" write cycles. These are followed by the program set-up command and data write cycles. Addresses are latched on the falling edge of  $\overline{CE}$  or  $\overline{WE}$ , whichever happens later and the data is latched on the rising edge of  $\overline{CE}$  or  $\overline{WE}$ , whichever happens first. The rising edge of  $\overline{CE}$  or  $\overline{WE}$  (whichever happens first) begins programming. Upon executing the Embedded Program Algorithm command sequence, the system is not required to provide further controls or timings. The device will automatically provide adequate internally generated program pulses and verify the programmed cell margin.

The system can determine the status of the program operation by using  $DQ_7$  ( $\overline{Data}$  Polling),  $DQ_6$  (Toggle Bit), or RY/ $\overline{BY}$ . The  $\overline{Data}$  Polling and Toggle Bit must be performed at the memory location which is being programmed.

The automatic programming operation is completed when the data on  $DQ_7$  is equivalent to data written to this bit at which time the devices return to the read mode and addresses are no longer latched. (See Table 13, Hardware Sequence Flags.) Therefore, the devices require that a valid address to the devices be supplied by the system at this particular instance of time. Hence,  $\overline{Data}$  Polling must be performed at the memory location which is being programmed.

Any commands written to the chip during this period will be ignored. If hardware reset occurs during the programming operation, it is impossible to guarantee the data are being written.

Programming is allowed in any sequence and across sector boundaries. Beware that a data "0" cannot be programmed back to a "1". Attempting to do so may either hang up the device or result in an apparent success according to the data polling algorithm but a read from Read/Reset mode will show that the data is still "0". Only erase operations can convert "0"s to "1"s.

Figure 21 illustrates the Embedded Program™ Algorithm using typical command strings and bus operations.

#### **Chip Erase**

Chip erase is a six bus cycle operation. There are two "unlock" write cycles. These are followed by writing the "set-up" command. Two more "unlock" write cycles are then followed by the chip erase command.

Chip erase does not require the user to program the device prior to erase. Upon executing the Embedded Erase Algorithm command sequence the devices will automatically program and verify the entire memory for an all zero data pattern prior to electrical erase (Preprogram function). The system is not required to provide any controls or timings during these operations.

The system can determine the status of the erase operation by using  $DQ_7$  ( $\overline{Data}$  Polling),  $DQ_6$  (Toggle Bit), or RY/ $\overline{BY}$ . The chip erase begins on the rising edge of the last  $\overline{CE}$  or  $\overline{WE}$ , whichever happens first in the command sequence and terminates when the data on  $DQ_7$  is "1" (See Write Operation Status section.) at which time the device returns to read the mode.

Chip Erase Time; Sector Erase Time × All sectors + Chip Program Time (Preprogramming)

Figure 22 illustrates the Embedded Erase™ Algorithm using typical command strings and bus operations.

#### Sector Erase

Sector erase is a six bus cycle operation. There are two "unlock" write cycles. These are followed by writing the "set-up" command. Two more "unlock" write cycles are then followed by the Sector Erase command. The sector address (any address location within the desired sector) is latched on the falling edge of  $\overline{CE}$  or  $\overline{WE}$  whichever happens later, while the command (Data = 30H) is latched on the rising edge of  $\overline{CE}$  or  $\overline{WE}$  which happens first. After time-out of 50µs from the rising edge of the last sector erase command, the sector erase operation will begin.

Multiple sectors may be erased concurrently by writing the six bus cycle operations on Table 7. This sequence is followed with writes of the Sector Erase command to addresses in other sectors desired to be concurrently erased. The time between writes must be less than 50 $\mu$ s otherwise that command will not be accepted and erasure will start. It is recommended that processor interrupts be disabled during this time to guarantee this condition. The interrupts can be re-enabled after the last Sector Erase command is written. A time-out of 50 $\mu$ s from the rising edge of last  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$  whichever happens first will initiate the execution of the Sector Erase command(s). If another falling edge of  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$ , whichever happens first occurs within the 50 $\mu$ s time-out window the timer is reset. (Monitor DQ3 to determine if the sector erase timer window is still open, see section DQ3, Sector Erase Timer.) Any command other than Sector Erase or Erase Suspend during this time-out period will reset the devices to the read mode, ignoring the previous command string. Resetting the devices once execution has begun will corrupt the data in the sector. In that case, restart the erase on those sectors and allow them to

complete. (Refer to the Write Operation Status section for Sector Erase Timer operation.) Loading the sector erase buffer may be done in any sequence and with any number of sectors (0 to 38).

Sector erase does not require the user to program the devices prior to erase. The devices automatically program all memory locations in the sector(s) to be erased prior to electrical erase (Preprogram function). When erasing a sector or sectors the remaining unselected sectors are not affected. The system is not required to provide any controls or timings during these operations.

The system can determine the status of the erase operation by using  $DQ_7$  ( $\overline{Data}$  Polling),  $DQ_6$  (Toggle Bit), or RY/ $\overline{BY}$ .

The sector erase begins after the 50 $\mu$ s time out from the rising edge of  $\overline{CE}$  or  $\overline{WE}$  whichever happens first for the last sector erase command pulse and terminates when the data on DQ $\tau$  is "1" (See Write Operation Status section.) at which time the devices return to the read mode.  $\overline{Data}$  polling and Toggle Bit must be performed at an address within any of the sectors being erased.

Multiple Sector Erase Time; [Sector Erase Time + Sector Program Time (Preprogramming)] × Number of Sector Erase

Figure 22 illustrates the Embedded Erase™ Algorithm using typical command strings and bus operations.

#### **Erase Suspend/Resume**

The Erase Suspend command allows the user to interrupt a Sector Erase operation and then perform data reads from or programs to a sector not being erased. This command is applicable ONLY during the Sector Erase operation which includes the time-out period for sector erase. The Erase Suspend command will be ignored if written during the Chip Erase operation or Embedded Program Algorithm. Writting the Erase Suspend command (B0H) during the Sector Erase time-out results in immediate termination of the time-out period and suspension of the erase operation.

Writing the Erase Resume command (30H) resumes the erase operation. The address are DON'T CARES when writing the Erase Suspend or Erase Resume command (30H).

When the Erase Suspend command is written during the Sector Erase operation, the device will take a maximum of 20 $\mu$ s to suspend the erase operation. When the devices have entered the erase-suspended mode, the RY/ $\overline{BY}$  output pin will be at Hi-Z and the DQ<sub>7</sub> bit will be at logic "1", and DQ<sub>6</sub> will stop toggling. The user must use the address of the erasing sector for reading DQ<sub>6</sub> and DQ<sub>7</sub> to determine if the erase operation has been suspended. Further writes of the Erase Suspend command are ignored.

When the erase operation has been suspended, the devices default to the erase-suspend-read mode. Reading data in this mode is the same as reading from the standard read mode except that the data must be read from sectors that have not been erase-suspended. Successively reading from the erase-suspended sector while the device is in the erase-suspend-read mode will cause DQ<sub>2</sub> to toggle. (See the section on DQ<sub>2</sub>.)

After entering the erase-suspend-read mode, the user can program the device by writing the appropriate command sequence for Program. This program mode is known as the erase-suspend-program mode. Again, programming in this mode is the same as programming in the regular Program mode except that the data must be programmed to sectors that are not erase-suspended. Successively reading from the erase-suspended sector while the devices are in the erase-suspend-program mode will cause  $DQ_2$  to toggle. The end of the erase-suspended Program operation is detected by the  $RY/\overline{BY}$  output pin,  $\overline{Data}$  polling of  $DQ_7$  or by the Toggle Bit I ( $DQ_6$ ) which is the same as the regular Program operation. Note that  $DQ_7$  must be read from the Program address while  $DQ_6$  can be read from any address.

To resume the operation of Sector Erase, the Resume command (30H) should be written. Any further writes of the Resume command at this point will be ignored. Another Erase Suspend command can be written after the chip has resumed erasing.

#### **Extended Command**

#### (1) Fast Mode

MBM29SL160TD/BD has Fast Mode function. This mode dispenses with the initial two unclock cycles required in the standard program command sequence by writing Fast Mode command into the command register. In this mode, the required bus cycle for programming is two cycles instead of four bus cycles in standard program command. (Do not write erase command in this mode.) The read operation is also executed after exiting this mode. To exit this mode, it is necessary to write Fast Mode Reset command into the command register. (Refer to the Figure 27.) The  $V_{CC}$  active current is required even  $\overline{CE} = V_{IH}$  during Fast Mode.

#### (2) Fast Programming

During Fast Mode, the programming can be executed with two bus cycles operation. The Embedded Program Algorithm is executed by writing program set-up command (A0H) and data write cycles (PA/PD). (Refer to the Figure 27.)

#### (3) Extended Sector Group Protection

In addition to normal sector group protection, the MBM29SL160TD/BD has Extended Sector Group Protection as extended function. This function enable to protect sector group by forcing  $V_{ID}$  on  $\overline{RESET}$  pin and write a command sequence. Unlike conventional procedure, it is not necessary to force  $V_{ID}$  and control timing for control pins. The only  $\overline{RESET}$  pin requires  $V_{ID}$  for sector group protection in this mode. The extended sector group protection requires  $V_{ID}$  on  $\overline{RESET}$  pin. With this condition, the operation is initiated by writing the set-up command (60H) into the command register. Then, the sector group addresses pins (A<sub>19</sub>, A<sub>18</sub>, A<sub>17</sub>, A<sub>16</sub>, A<sub>15</sub>, A<sub>14</sub>, A<sub>13</sub> and A<sub>12</sub>) and (A<sub>6</sub>, A<sub>1</sub>, A<sub>0</sub>) = (0, 1, 0) should be set to the sector group to be protected (recommend to set  $V_{IL}$  for the other addresses pins), and write extended sector group protection command (60H). A sector group is typically protected in 150 µs. To verify programming of the protection circuitry, the sector group addresses pins (A<sub>19</sub>, A<sub>18</sub>, A<sub>17</sub>, A<sub>16</sub>, A<sub>15</sub>, A<sub>14</sub>, A<sub>13</sub> and A<sub>12</sub>) and (A<sub>6</sub>, A<sub>1</sub>, A<sub>0</sub>) = (0, 1, 0) should be set and write a command (40H). Following the command write, a logical "1" at device output DQ<sub>0</sub> will produce for protected sector in the read operation. If the output data is logical "0", please repeat to write extended sector group protection command (60H) again. To terminate the operation, it is necessary to set  $\overline{RESET}$  pin to  $V_{IH}$ . (Refer to the Figures 19 and 28.)

#### (4) CFI (Common Flash Memory Interface)

The CFI (Common Flash Memory Interface) specification outlines device and host system software interrogation handshake which allows specific vendor-specified software algorithms to be used for entire families of devices. This allows device-independent, JEDEC ID-independent, and forward-and backward-compatible software support for the specified flash device families. Refer to CFI specification in detail.

The operation is initiated by writing the query command (98H) into the command register. Following the command write, a read cycle from specific address retrives device information. Please note that output data of upper byte (DQ<sub>8</sub> to DQ<sub>15</sub>) is "0" in word mode (16 bit) read. Refer to the CFI code table. To terminate operation, it is necessary to write the read/reset command sequence into the register. (See Table 15.)

#### One Time Protect (OTP) Region

The OTP feature provides a Flash memory region that the system may access through a new command sequence. This is primarily intended for customers who wish to use an Electronic Serial Number (ESN) in the device with the ESN protected against modification. Once the OTP region is protected, any further modification of that region is impossible. This ensures the security of the ESN once the product is shipped to the field.

The OTP region is 256 bytes in length. The MBM29SL160TD occupies the address of the byte mode 1FFEFFH to 1FFFFH (word mode FFF7FH to FFFFFH) and the MBM29SL160BD type occupies the address of the byte mode 00000H to 00100H (word mode 00000H to 00080H). After the system has written the Enter OTP command sequence, the system may read the OTP region by using the addresses normally occupied by the boot sectors. That is, the device sends all commands that would normally be sent to the boot sectors to the OTP region. This mode of operation continues until the system issues the Exit OTP command sequence, or until power is removed from the device. On power-up, or following a hardware reset, the device reverts to sending commands to the boot sectors.

If you request Fujitsu to program the ESN in the device, please contact a Fujitsu representative for more information.

#### **Write Operarion Status**

**Table 8 Hardware Sequence Flags** 

		Status	DQ <sub>7</sub>	DQ <sub>6</sub>	DQ <sub>5</sub>	DQ <sub>3</sub>	DQ <sub>2</sub>
	Embedded F	Program Algorithm	DQ <sub>7</sub>	Toggle	0	0	1
	Embedded E	rase Algorithm	0	Toggle	0	1	Toggle (Note 2)
In Progress		Erase Suspend Read (Erase Suspended Sector)	1	1	0	0	Toggle
	Erase Suspended Mode	Erase Suspend Read (Non-Erase Suspended Sector)	Data	Data	Data	Data	Data
		Erase Suspend Program (Non-Erase Suspended Sector)	DQ <sub>7</sub>	Toggle (Note 1)	0	0	1 (Note 2)
	Embedded F	Program Algorithm	<del>DQ</del> 7	Toggle	1	0	1
Exceeded Time Limits	Embedded Erase Algorithm			Toggle	1	1	N/A
	Erase Suspended Mode  Erase Suspend Program (Non-Erase Suspended Sector)			Toggle	1	0	N/A

Notes: 1. Performing successive read operations from any address will cause DQ6 to toggle.

- 2. Reading the byte address being programmed while in the erase-suspend program mode will indicate logic "1" at the DQ<sub>2</sub> bit. However, successive reads from the erase-suspend sector will cause DQ<sub>2</sub> to toggle.
- 3. DQ<sub>0</sub> and DQ<sub>1</sub> are reserve pins for future use.
- 4. DQ4 is Fujitsu internal use only

#### DQ<sub>7</sub>

#### Data Polling

The MBM29SL160TD/BD devices feature  $\overline{Data}$  Polling as a method to indicate to the host that the Embedded Algorithms are in progress or completed. During the Embedded Program Algorithm an attempt to read the devices will produce the complement of the data last written to DQ<sub>7</sub>. Upon completion of the Embedded Program Algorithm, an attempt to read the device will produce the true data last written to DQ<sub>7</sub>. During the Embedded Erase Algorithm, an attempt to read the device will produce a "0" at the DQ<sub>7</sub> output. Upon completion of the Embedded Erase Algorithm an attempt to read the device will produce a "1" at the DQ<sub>7</sub> output. The flowchart for  $\overline{Data}$  Polling (DQ<sub>7</sub>) is shown in Figure 23.

For programming, the Data Polling is valid after the rising edge of fourth write pulse in the four write pulse sequence.

For chip erase and sector erase, the Data Polling is valid after the rising edge of the sixth write pulse in the six write pulse sequence. Data Polling must be performed at sector address within any of the sectors being erased and not a protected sector. Otherwise, the status may not be valid.

Once the Embedded Algorithm operation is close to being completed, the MBM29SL160TD/BD data pins (DQ $_7$ ) may change asynchronously while the output enable ( $\overline{OE}$ ) is asserted low. This means that the devices are driving status information on DQ $_7$  at one instant of time and then that byte's valid data at the next instant of time. Depending on when the system samples the DQ $_7$  output, it may read the status or valid data. Even if the device has completed the Embedded Algorithm operation and DQ $_7$  has a valid data, the data outputs on DQ $_0$  to DQ $_6$  may be still invalid. The valid data on DQ $_0$  to DQ $_7$  will be read on the successive read attempts.

The Data Polling feature is only active during the Embedded Programming Algorithm, Embedded Erase Algorithm or sector erase time-out. (See Table 8.)

See Figure 9 for the Data Polling timing specifications and diagrams.

#### $DQ_6$

#### Toggle Bit I

The MBM29SL160TD/BD also feature the "Toggle Bit I" as a method to indicate to the host system that the Embedded Algorithms are in progress or completed.

During an Embedded Program or Erase Algorithm cycle, successive attempts to read ( $\overline{OE}$  toggling) data from the devices will result in DQ $_6$  toggling between one and zero. Once the Embedded Program or Erase Algorithm cycle is completed, DQ $_6$  will stop toggling and valid data will be read on the next successive attempts. During programming, the Toggle Bit I is valid after the rising edge of the fourth write pulse in the four write pulse sequence. For chip erase and sector erase, the Toggle Bit I is valid after the rising edge of the sixth write pulse in the six write pulse sequence. The Toggle Bit I is active during the sector time out.

In programming, if the sector being written to is protected, the toggle bit will toggle for about 1  $\mu$ s and then stop toggling without the data having changed. In erase, the devices will erase all the selected sectors except for the ones that are protected. If all selected sectors are protected, the chip will toggle the toggle bit for about 400  $\mu$ s and then drop back into read mode, having changed none of the data.

Either  $\overline{\text{CE}}$  or  $\overline{\text{OE}}$  toggling will cause the DQ6 to toggle. In addition, an Erase Suspend/Resume command will cause the DQ6 to toggle. See Figure 10 for the Toggle Bit I timing specifications and diagrams.

#### $DQ_5$

#### **Exceeded Timing Limits**

 $DQ_5$  will indicate if the program or erase time has exceeded the specified limits (internal pulse count). Under these conditions  $DQ_5$  will produce a "1". This is a failure condition which indicates that the program or erase cycle was not successfully completed.  $\overline{Data}$  Polling is the only operating function of the devices under this condition. The  $\overline{CE}$  circuit will partially power down the device under these conditions (to approximately 2 mA). The  $\overline{OE}$  and  $\overline{WE}$  pins will control the output disable functions as described in Tables 4 and 5.

The  $DQ_5$  failure condition may also appear if a user tries to program a non blank location without erasing. In this case the devices lock out and never complete the Embedded Algorithm operation. Hence, the system never reads a valid data on  $DQ_7$  bit and  $DQ_6$  never stops toggling. Once the devices have exceeded timing limits, the  $DQ_5$  bit will indicate a "1." Please note that this is not a device failure condition since the devices were incorrectly used. If this occurs, reset the device with command sequence.

#### DQ<sub>3</sub>

#### Sector Erase Timer

After the completion of the initial sector erase command sequence the sector erase time-out will begin. DQ3 will remain low until the time-out is complete. Data Polling and Toggle Bit are valid after the initial sector erase command sequence.

If Data Polling or the Toggle Bit I indicates the device has been written with a valid erase command, DQ<sub>3</sub> may be used to determine if the sector erase timer window is still open. If DQ<sub>3</sub> is high ("1") the internally controlled erase cycle has begun; attempts to write subsequent commands to the device will be ignored until the erase operation is completed as indicated by Data Polling or Toggle Bit I. If DQ<sub>3</sub> is low ("0"), the device will accept additional sector erase commands. To insure the command has been accepted, the system software should check the status of DQ<sub>3</sub> prior to and following each subsequent Sector Erase command. If DQ<sub>3</sub> were high on the second status check, the command may not have been accepted.

See Table 8: Hardware Sequence Flags.

#### $DQ_2$

#### Toggle Bit II

This toggle bit II, along with DQ<sub>6</sub>, can be used to determine whether the devices are in the Embedded Erase Algorithm or in Erase Suspend.

Successive reads from the erasing sector will cause  $DQ_2$  to toggle during the Embedded Erase Algorithm. If the devices are in the erase-suspended-read mode, successive reads from the erase-suspended sector will cause  $DQ_2$  to toggle. When the devices are in the erase-suspended-program mode, successive reads from the byte address of the non-erase suspended sector will indicate a logic "1" at the  $DQ_2$  bit.

 $DQ_6$  is different from  $DQ_2$  in that  $DQ_6$  toggles only when the standard program or Erase, or Erase Suspend Program operation is in progress. The behavior of these two status bits, along with that of  $DQ_7$ , is summarized as follows:

For example,  $DQ_2$  and  $DQ_6$  can be used together to determine if the erase-suspend-read mode is in progress. ( $DQ_2$  toggles while  $DQ_6$  does not.) See also Table 9 and Figure 18.

Furthermore,  $DQ_2$  can also be used to determine which sector is being erased. When the device is in the erase mode,  $DQ_2$  toggles if this bit is read from an erasing sector.

Mode	DQ <sub>7</sub>	DQ <sub>6</sub>	DQ <sub>2</sub>
Program	ŪQ <sub>7</sub>	Toggle	1
Erase	0	Toggle	Toggle
Erase-Suspend Read (Erase-Suspended Sector)	1	1	Toggle
Erase-Suspend Program	<del>DQ</del> 7	Toggle (Note 1)	1 (Note 2)

Note: 1.Performing successive read operations from any address will cause DQ6 to toggle.

2.Reading the byte address being programmed while in the erase-suspend program mode will indicate logic "1" at the DQ<sub>2</sub> bit. However, successive reads from the erase-suspend sector will cause DQ<sub>2</sub> to toggle.

#### RY/BY

#### Ready/Busy

The MBM29SL160TD/BD provide a RY/BY open-drain output pin as a way to indicate to the host system that the Embedded Algorithms are either in progress or has been completed. If the output is low, the devices are busy with either a program or erase operation. If the output is high, the devices are ready to accept any read/write or erase operation. When the RY/BY pin is low, the devices will not accept any additional program or erase commands. If the MBM29SL160TD/BD are placed in an Erase Suspend mode, the RY/BY output will be high.

During programming, the RY/BY pin is driven low after the rising edge of the fourth write pulse. During an erase operation, the RY/BY pin is driven low after the rising edge of the sixth write pulse. The RY/BY pin will indicate a busy condition during the RESET pulse. Refer to Figures 11 and 12 for a detailed timing diagram. The RY/BY pin is pulled high in standby mode.

Since this is an open-drain output, RY/BY pins can be tied together in parallel with a pull-up resistor to Vcc.

#### **Byte/Word Configuration**

The  $\overline{\text{BYTE}}$  pin selects the byte (8-bit) mode or word (16-bit) mode for the MBM29SL160TD/BD devices. When this pin is driven high, the devices operate in the word (16-bit) mode. The data is read and programmed at DQ0 to DQ15. When this pin is driven low, the devices operate in byte (8-bit) mode. Under this mode, the DQ15/A-1 pin becomes the lowest address bit and DQ8 to DQ14 bits are tri-stated. However, the command bus cycle is always an 8-bit operation and hence commands are written at DQ0 to DQ7 and the DQ8 to DQ15 bits are ignored. Refer to Figures 13, 14 and 15 for the timing diagram.

#### **Data Protection**

The MBM29SL160TD/BD are designed to offer protection against accidental erasure or programming caused by spurious system level signals that may exist during power transitions. During power up the devices automatically reset the internal state machine in the Read mode. Also, with its control register architecture, alteration of the memory contents only occurs after successful completion of specific multi-bus cycle command sequences.

The devices also incorporate several features to prevent inadvertent write cycles resulting form Vcc power-up and power-down transitions or system noise.

If Embedded Erase Algorithm is interrupted, there is possibility that the erasing sector(s) cannot be used.

#### Write Pulse "Glitch" Protection

Noise pulses of less than 5 ns (typical) on  $\overline{OE}$ ,  $\overline{CE}$ , or  $\overline{WE}$  will not initiate a write cycle.

#### **Logical Inhibit**

Writing is inhibited by holding any one of  $\overline{OE} = V_{IL}$ ,  $\overline{CE} = V_{IH}$ , or  $\overline{WE} = V_{IH}$ . To initiate a write cycle  $\overline{CE}$  and  $\overline{WE}$  must be a logical zero while  $\overline{OE}$  is a logical one.

#### **Power-Up Write Inhibit**

Power-up of the devices with  $\overline{WE} = \overline{CE} = V_{\parallel}$  and  $\overline{OE} = V_{\parallel}$  will not accept commands on the rising edge of  $\overline{WE}$ . The internal state machine is automatically reset to the read mode on power-up.

**Table 10 Common Flash Memory Interface Code** 

Description	A <sub>0</sub> to A <sub>6</sub>	DQ <sub>0</sub> to DQ <sub>15</sub>
Query-unique ASCII string	10h	0051h
"QRY"	11h	0052h
	12h	0059h
Primary OEM Command Set	13h	0002h
2h: AMD/FJ standard type	14h	0000h
Address for Primary	15h	0040h
Extended Table	16h	0000h
Alternate OEM Command	17h	0000h
Set (00h = not applicable)	18h	0000h
Address for Alternate OEM	19h	0000h
Extended Table	1Ah	0000h
Vcc Min. (write/erase) D7-4: volt, D3-0: 100 mvolt	1Bh	0018h
Vcc Max. (write/erase) D7-4: volt, D3-0: 100 mvolt	1Ch	0027h
V <sub>PP</sub> Min. voltage	1Dh	0000h
V <sub>PP</sub> Max. voltage	1Eh	0000h
Typical timeout per single byte/word write 2 <sup>N</sup> µS	1Fh	0004h
Typical timeout for Min. size buffer write 2 <sup>N</sup> μS	20h	0000h
Typical timeout per individual block erase 2 <sup>N</sup> mS	21h	000Ah
Typical timeout for full chip erase 2 <sup>N</sup> mS	22h	0000h
Max. timeout for byte/word write 2 <sup>N</sup> times typical	23h	0005h
Max. timeout for buffer write 2 <sup>N</sup> times typical	24h	0000h
Max. timeout per individual block erase 2 <sup>N</sup> times typical	25h	0004h
Max. timeout for full chip erase 2 <sup>N</sup> times typical	26h	0000h
Device Size = 2 <sup>N</sup> byte	27h	0015h
Flash Device Interface	28h	0002h
description	29h	0000h
Max. number of byte in	2Ah	0000h
multi-byte write = 2 <sup>N</sup>	2Bh	0000h
Number of Erase Block Regions within device	2Ch	0002h
Erase Block Region 1	2Dh	0007h
Information	2Eh	0000h
	2Fh	0020h
	30h	0000h

sh Memory Interface Code		
Description	A <sub>0</sub> to A <sub>6</sub>	DQ <sub>0</sub> to DQ <sub>15</sub>
Erase Block Region 2	31h	001Eh
Information29SL160	32h	0000h
	33h	0000h
	34h	0001h
Query-unique ASCII string	40h	0050h
"PRI"	41h	0052h
	42h	0049h
Major version number, ASCII	43h	0031h
Minor version number, ASCII	44h	0031h
Address Sensitive Unlock 0 = Required 1 = Not Required	45h	0000h
Erase Suspend 0 = Not Supported 1 = To Read Only 2 = To Read & Write	46h	0002h
Sector Protection 0 = Not Supported X = Number of sectors in per group	47h	0001h
Sector Temporary Unprotection 00 = Not Supported 01 = Supported	48h	0001h
Sector Protection Algorithm	49h	0004h
Number of Sector for Bank 2 00h = Not Supported	4Ah	0000h
Burst Mode Type 00 = Not Supported	4Bh	0000h
Page Mode Type 00 = Not Supported	4Ch	0000h
ACC (Acceleration) Supply Minimum 00h = Not Supported, D7-4: volt, D3-0: 100 mvolt	4Dh	0085h
ACC (Acceleration) Supply Maximum 00h = Not Supported, D7-4: volt, D3-0: 100 mvolt	4Eh	0095h
Boot Type 02h = MBM29SL160BD 03h = MBM29SL160TD	4Fh	00XXh

#### ■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Conditions	Rat	Unit	
r ai ailletei	Зуппоп	Conditions	Min.	Max.	Offic
Storage Temperature	Tstg	_	<del>-</del> 55	+125	°C
Ambient Temperature with Power Applied	TA	_	-40	+85	°C
Voltage with respect to Ground All pins except A <sub>9</sub> , OE, RESET (Note 1)	VIN, VOUT	_	-0.5	Vcc + 0.5	V
Power Supply Voltage (Note 1)	Vcc	_	-0.5	+3.0	V
A <sub>9</sub> , $\overline{\text{OE}}$ , and $\overline{\text{RESET}}$ (Note 2)	Vin	_	-0.5	+11.0	V
WP/ACC	Vin	_	-0.5	+10.5	V

- **Notes:** 1. Minimum DC voltage on input or I/O pins are -0.5 V. During voltage transitions, inputs may negative overshoot V<sub>SS</sub> to -2.0 V for periods of up to 20 ns. Maximum DC voltage on output and I/O pins are V<sub>CC</sub> +0.5 V. During voltage transitions, outputs may positive overshoot to V<sub>CC</sub> +2.0 V for periods of up to 20 ns.
  - 2. Minimum DC input voltage on A<sub>9</sub>, <del>OE</del> and <del>RESET</del> pins are −0.5 V. During voltage transitions, A<sub>9</sub>, <del>OE</del> and <del>RESET</del> pins may negative overshoot V<sub>SS</sub> to −2.0 V for periods of up to 20 ns. Maximum DC input voltage on A<sub>9</sub>, <del>OE</del> and <del>RESET</del> pins are +11.0 V which may positive overshoot to 12.0 V for periods of up to 20 ns. Voltage difference between input voltage and supply voltage (V<sub>IN</sub> − V<sub>CC</sub>) do not exceed 9 V.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

#### ■ RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Conditions	Va	lue	Unit
raiametei	Syllibol	Conditions	Min.	Max.	Oilit
Ambient Temperature	TA	_	-40	+85	°C
Power Supply Voltage	Vcc		+1.8	+2.2	V


Operating ranges define those limits between which the functionality of the devices are guaranteed.


WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.


Always use semiconductor devices within their recommended operating conditionranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

#### **■ MAXIMUM OVERSHOOT**







#### **■ DC CHARACTERISTICS**

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit	
lu	Input Leakage Current	VIN = Vss to Vcc, Vcc = Vcc	VIN = Vss to Vcc, Vcc = Vcc Max.		+1.0	μΑ
Ісо	Output Leakage Current	Vout = Vss to Vcc, Vcc = Vc	cc Max.	-1.0	+1.0	μΑ
Ішт	A <sub>9</sub> , OE, RESET Inputs Leakage Current	Vcc = Vcc Max. A <sub>9</sub> , OE, RESET = 11 V		_	35	μА
ILIA	WP/ACC Inputs Leakage Current	Vcc = Vcc Max. WP/ACC = V <sub>HH</sub> Max.		_	20	mA
		CE = VIL, OE = VIH,	Byte		25	mΛ
laa.	V Active Current (Note 1)	f=10 MHz	Word	_	25	mA
Icc1	Vcc Active Current (Note 1)	$\overline{CE} = V_{IL}, \overline{OE} = V_{IH},$	Byte		15	Л
		f=5 MHz		_	15	mA
Icc2	Vcc Active Current (Note 2)	CE = VIL, OE = VIH	_	25	mA	
Іссз	Vcc Current (Standby)	$\frac{\text{Vcc} = \text{Vcc Max., } \overline{\text{CE}} = \text{Vcc}}{\text{RESET}} = \text{Vcc} \pm 0.3 \text{ V}$	_	5	μА	
Icc4	Vcc Current (Standby, Reset)	Vcc = Vcc Max., RESET = Vss ± 0.3 V	_	5	μΑ	
Icc5	Vcc Current (Automatic Sleep Mode) (Note 3)	$\frac{\text{Vcc} = \text{Vcc Max., } \overline{\text{CE}} = \text{Vss}}{\text{RESET}} = \text{Vcc} \pm 0.3 \text{ V}$ $\text{Vin} = \text{Vcc} \pm 0.3 \text{ V or Vss} \pm$		_	5	μA
VIL	Input Low Level	_		-0.5	0.2 x Vcc	V
ViH	Input High Level	_		0.8 x Vcc	Vcc+0.3	V
Vacc	Voltage for WP/ACC Sector Protection/Unprotection and Program Accelaration	_	8.5	9.5	V	
VID	Voltage for Autoselect and Sector Protection (A <sub>9</sub> , OE, RESET) (Note 4, 5)	_	10	11	V	
Vol	Output Low Voltage Level	IoL = 0.1 mA, Vcc = Vcc Mi	_	0.1	V	
Vон	Output High Voltage Level	Іон = -100 μА		Vcc-0.1	_	V

Notes: 1. The lcc current listed includes both the DC operating current and the frequency dependent component.

- 2. Icc active while Embedded Algorithm (program or erase) is in progress.
- 3. Automatic sleep mode enables the low power mode when address remain stable for 150 ns.
- 4. This timing is for Sector Protection operation.
- 5. Applicable for only Vcc applying.

#### **■ AC CHARACTERISTICS**

• Read Only Operations Characteristics

Parameter Symbols		Description	Test Setup		-10 (Noto)	-12 (Note)	Unit
JEDEC	Standard	•		-	(Note)	(Note)	
<b>t</b> avav	<b>t</b> RC	Read Cycle Time	_	Min.	100	120	ns
<b>t</b> avqv	tacc	Address to Output Delay	<u>CE</u> = V <sub>IL</sub> <u>OE</u> = V <sub>IL</sub>	Max.	100	120	ns
<b>t</b> ELQV	<b>t</b> ce	Chip Enable to Output Delay	OE = VIL	Max.	100	120	ns
<b>t</b> GLQV	<b>t</b> oe	Output Enable to Output Delay	_	Max.	35	50	ns
<b>t</b> EHQZ	<b>t</b> DF	Chip Enable to Output High-Z	_	Max.	30	40	ns
<b>t</b> GHQZ	<b>t</b> DF	Output Enable to Output High-Z	_	Max.	30	40	ns
taxqx	tон	Output Hold Time From Addresses, CE or OE, Whichever Occurs First	_	Min.	0	0	ns
_	<b>t</b> READY	RESET Pin Low to Read Mode	_	Max.	20	20	μs
_	telfl telfh	CE or BYTE Switching Low or High	_	Max.	5	5	ns


**Notes:** Test Conditions:

Output Load:1 TTL gate and 30 pF (MBM29SL160TD/BD-10)

1 TTL gate and 100 pF (MBM29SL160TD/BD-12)

Input rise and fall times: 5 ns Input pulse levels: 0.0 V to Vcc Timing measurement reference level

> Input: 0.5 x Vcc Output: 0.5 x Vcc



### • Write/Erase/Program Operations

Parameter Symbols			Decembelon	40	40	11	
JEDEC	Standard		Description		-10	-12	Unit
tavav	twc	Write Cycle Ti	Min.	100	120	ns	
tavwl	tas	Address Setup	Time	Min.	0	0	ns
twlax	<b>t</b> AH	Address Hold	Time	Min.	50	60	ns
<b>t</b> dvwh	tos	Data Setup Tir	ne	Min.	50	60	ns
<b>t</b> whdx	<b>t</b> DH	Data Hold Tim	е	Min.	0	0	ns
_	toes	Output Enable	Setup Time	Min.	0	0	ns
	_	Output	Read	Min.	0	0	ns
_	<b>t</b> 0EH	Enable Hold Time	Toggle and Data Polling	Min.	10	10	ns
<b>t</b> GHWL	<b>t</b> GHWL	Read Recover	Time Before Write	Min.	0	0	ns
<b>t</b> GHEL	<b>t</b> GHEL	Read Recover	Time Before Write	Min.	0	0	ns
<b>t</b> ELWL	tcs	CE Setup Time	Э	Min.	0	0	ns
twlel	tws	WE Setup Tim	WE Setup Time		0	0	ns
twheh	tсн	CE Hold Time	CE Hold Time		0	0	ns
<b>t</b> ehwh	twн	WE Hold Time	WE Hold Time		0	0	ns
twlwh	twp	Write Pulse W	idth	Min.	50	60	ns
<b>t</b> ELEH	<b>t</b> CP	CE Pulse Widt	h	Min.	50	60	ns
<b>t</b> whwL	twpн	Write Pulse W	idth High	Min.	30	30	ns
<b>t</b> ehel	<b>t</b> CPH	CE Pulse Widt	h High	Min.	30	30	ns
<b>t</b> whwh1	<b>t</b> wнwн1	Byte Programm	ming Operation	Тур.	10.6	10.6	μs
<b>t</b> whwh2	<b>t</b> whwh2	Sector Erase (	Operation (Note 1)	Тур.	1.5	1.5	sec
_	tvcs	Vcc Setup Tim	е	Min.	50	50	μs
_	tvidr	Rise Time to \	/⊔ (Note 2)	Min.	500	500	ns
_	tvaccr	Rise Time to V	'ACC	Min.	500	500	ns
_	<b>t</b> vlht	Voltage Transi	ion Time (Note 2)	Min.	4	4	μs
_	twpp	Write Pulse W	Write Pulse Width (Note 2)		100	100	μs
_	toesp	OE Setup Tim	OE Setup Time to WE Active (Note 2)		4	4	μs
_	tcsp	CE Setup Time	CE Setup Time to WE Active (Note 2)		4	4	μs
_	<b>t</b> RB	Recover Time	Recover Time From RY/BY		0	0	ns
_	<b>t</b> RP	RESET Pulse	Width	Min.	500	500	ns
	<b>t</b> RH	RESET Hold 1	ime Before Read	Min.	200	200	ns

(Continued)

### (Continued)


Parameter Symbols		Description		-10	-12	Unit
JEDEC	Standard	Description	-10	-12	Unit	
_	<b>t</b> FLQZ	BYTE Switching Low to Output High-Z	Max.	30	40	ns
_	<b>t</b> FHQV	BYTE Switching High to Output Active	Min.	30	40	ns
_	<b>t</b> BUSY	Program/Erase Valid to RY/BY Delay	Max.	90	90	ns
_	<b>t</b> EOE	Delay Time from Embedded Output Enable	Max.	100	120	ns
_	<b>t</b> PS	Power On/Off Timing	Min.	0	0	ns


**Notes:** 1. This does not include the preprogramming time.


2. This timing is for Sector Group Protection operation.


#### **■ SWITCHING WAVEFORMS**

Key to Switching Waveforms










**Notes:** 1. PA is address of the memory location to be programmed.

- 2. PD is data to be programmed at byte address.
- 3.  $\overline{DQ_7}$  is the output of the complement of the data written to the device.
- 4. Dout is the output of the data written to the device.
- 5. Figure indicates last two bus cycles out of four bus cycle sequence.
- 6. These waveforms are for the ×16 mode. (The addresses differ from ×8 mode.)


Figure 6 AC Waveforms for Alternate WE Controlled Program Operations





**Notes:** 1. PA is address of the memory location to be programmed.


- 2. PD is data to be programmed at byte address.
- 3.  $\overline{DQ_7}$  is the output of the complement of the data written to the device.
- 4. Dout is the output of the data written to the device.
- 5. Figure indicates last two bus cycles out of four bus cycle sequence.
- 6. These waveforms are for the ×16 mode. (The addresses differ from ×8 mode.)


Figure 7 AC Waveforms for Alternate CE Controlled Program Operations






























































## **■ ERASE AND PROGRAMMING PERFORMANCE**

Parameter	Limits			Unit	Comments	
raiametei	Min.	Тур.	Max.	Oilit	Comments	
Sector Erase Time	_	1.5	20	sec	Excludes programming time prior to erasure	
Word Programming Time	_	14.6	360	μs	Excludes system-level	
Byte Programming Time	_	10.6	300	μs	overhead	
Chip Programming Time	_	15.4	160	sec	Excludes system-level overhead	
Program/Erase Cycle	100,000	_	_	cycles	_	

Note:

## ■ TSOP(I) PIN CAPACITANCE

Parameter Symbol	Parameter Description	Test Setup	Тур.	Max.	Unit
Cin	Input Capacitance	V <sub>IN</sub> = 0	7.5	9.5	pF
Соит	Output Capacitance	Vout = 0	8	10	pF
C <sub>IN2</sub>	Control Pin Capacitance	Vin = 0	8	13	pF

Note: Test conditions T<sub>A</sub> = 25°C, f = 1.0 MHz

### **■ FBGA PIN CAPACITANCE**


Parameter Symbol	Parameter Description	Test Setup	Тур.	Max.	Unit
Cin	Input Capacitance	V <sub>IN</sub> = 0	7.5	9.5	pF
Соит	Output Capacitance	Vout = 0	8	10	pF
C <sub>IN2</sub>	Control Pin Capacitance	V <sub>IN</sub> = 0	8	13	pF

**Note:** Test conditions  $T_A = 25$ °C, f = 1.0 MHz


## **■** ORDERING INFORMATION

### **Standard Products**

Fujitsu standard products are available in several packages. The order number is formed by a combination of:




### **■ PACKAGE DIMENSIONS**




(Continued)

### (Continued)



(Continued)

### (Continued)



# **FUJITSU LIMITED**

For further information please contact:

### **Japan**

FUJITSU LIMITED

Corporate Global Business Support Division

**Electronic Devices** 

KAWASAKI PLANT, 4-1-1, Kamikodanaka

Nakahara-ku, Kawasaki-shi Kanagawa 211-8588, Japan

Tel: 81(44) 754-3763 Fax: 81(44) 754-3329

http://www.fujitsu.co.jp/

#### **North and South America**

FUJITSU MICROELECTRONICS, INC.

Semiconductor Division 3545 North First Street

San Jose, CA 95134-1804, USA

Tel: (408) 922-9000 Fax: (408) 922-9179

Customer Response Center Mon. - Fri.: 7 am - 5 pm (PST)

Tel: (800) 866-8608 Fax: (408) 922-9179

http://www.fujitsumicro.com/

#### **Europe**

FUJITSU MICROELECTRONICS EUROPE GmbH

Am Siebenstein 6-10

D-63303 Dreieich-Buchschlag

Germany

Tel: (06103) 690-0 Fax: (06103) 690-122

http://www.fujitsu-ede.com/

#### **Asia Pacific**

FUJITSU MICROELECTRONICS ASIA PTE LTD

#05-08, 151 Lorong Chuan

New Tech Park Singapore 556741

Tel: (65) 281-0770 Fax: (65) 281-0220

http://www.fmap.com.sg/

#### F9910

© FUJITSU LIMITED Printed in Japan

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

#### CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.