

Dual-Output, Low Dropout Voltage Regulators with Power-Up Sequencing for Split-Voltage DSP Systems

FEATURES

- Dual Output Voltages for Split-Supply Applications
- Selectable Power-Up Sequencing for DSP Applications (See Part Number **TPS708xx** for Independent Enable Outputs)
- Output Current Range of 250mA on Regulator 1 and 125mA on Regulator 2
- Fast Transient Response
- Voltage Options: 3.3V/2.5V, 3.3V/1.8V, 3.3V/1.5V, 3.3V/1.2V, and Dual Adjustable Outputs
- Open Drain Power-On Reset with 120ms Delay
- Open Drain Power Good for Regulator 1
- Ultralow 190 μ A (typ) Quiescent Current
- 1 μ A Input Current During Standby
- Low Noise: 65 μ V_{RMS} Without Bypass Capacitor
- Quick Output Capacitor Discharge Feature
- Two Manual Reset Inputs
- 2% Accuracy Over Load and Temperature
- Undervoltage Lockout (UVLO) Feature
- 20-Pin PowerPAD™ TSSOP Package
- Thermal Shutdown Protection


DESCRIPTION

TPS707xx family devices are designed to provide a complete power management solution for the TMS320™ DSP family, processor power, ASIC, FPGA, and digital applications where dual output voltage regulators are required. Easy programmability of the sequencing function makes the TPS707xx family ideal for any TMS320 DSP applications with power sequencing requirements. Differentiated features, such as accuracy, fast transient response, SVS supervisory circuit, manual reset inputs, and an enable function, provide a complete system solution.

The TPS707xx family of voltage regulators offer very low dropout voltage and dual outputs with power-up sequence control, which is designed primarily for DSP applications. These devices have extremely low noise output performance without using any added filter bypass capacitors and are designed to have a fast transient response and be stable with 10 μ F low ESR capacitors.


These devices have fixed 3.3V/2.5V, 3.3V/1.8V, 3.3V/1.5V, 3.3V/1.2V, and adjustable/adjustable voltage options. Regulator 1 can support up to 250mA, and regulator 2 can support up to 125mA. Separate voltage inputs allow the designer to configure the source power.

**PWP PACKAGE
(TOP VIEW)**



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD, TMS320 are trademarks of Texas Instruments.
All other trademarks are the property of their respective owners.



Because the PMOS device behaves as a low-value resistor, the dropout voltage is very low (typically 83mV on regulator 1) and is directly proportional to the output current. Additionally, because the PMOS pass element is a voltage-driven device, the quiescent current is very low and independent of output loading (maximum of 230µA over the full range of output current). This LDO family also features a sleep mode; applying a high signal to $\overline{\text{EN}}$ (enable) shuts down both regulators, reducing the input current to 1µA at $T_J = +25^\circ\text{C}$.

The device is enabled when the $\overline{\text{EN}}$ pin is connected to a low-level input voltage. The output voltages of the two regulators are sensed at the V_{SENSE1} and V_{SENSE2} pins, respectively.

The input signal at the SEQ pin controls the power-up sequence of the two regulators. When the device is enabled and the SEQ terminal is pulled high or left open, V_{OUT2} turns on first and V_{OUT1} remains off until V_{OUT2} reaches approximately 83% of its regulated output voltage. At that time V_{OUT1} is turned on. If V_{OUT2} is pulled below 83% (for example, an overload condition), V_{OUT1} is turned off. Pulling the SEQ terminal low reverses the power-up order and V_{OUT1} is turned on first. The SEQ pin is connected to an internal pull-up current source.

For each regulator, there is an internal discharge transistor to discharge the output capacitor when the regulator is turned off (disabled).

The PG1 pin reports the voltage conditions at V_{OUT1} , which can be used to implement an SVS for the circuitry supplied by regulator 1.

The TPS707xx features a $\overline{\text{RESET}}$ (SVS, POR, or Power-On Reset). $\overline{\text{RESET}}$ output initiates a reset in DSP systems and related digital applications in the event of an undervoltage condition. $\overline{\text{RESET}}$ indicates the status of V_{OUT2} and both manual reset pins ($\overline{\text{MR1}}$ and $\overline{\text{MR2}}$). When V_{OUT2} reaches 95% of its regulated voltage and $\overline{\text{MR1}}$ and $\overline{\text{MR2}}$ are in the logic high state, $\overline{\text{RESET}}$ goes to a high impedance state after a 120ms delay. $\overline{\text{RESET}}$ goes to the logic low state when the V_{OUT2} regulated output voltage is pulled below 95% (for example, an overload condition) of its regulated voltage. To monitor V_{OUT1} , the PG1 output pin can be connected to $\overline{\text{MR1}}$ or $\overline{\text{MR2}}$.

The device has an undervoltage lockout (UVLO) circuit that prevents the internal regulators from turning on until V_{IN1} reaches 2.5V.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ORDERING INFORMATION⁽¹⁾

PRODUCT	VOLTAGE (V) ⁽²⁾		PACKAGE- LEAD (DESIGNATOR)	SPECIFIED TEMPERATURE RANGE (T _J)	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY
	V _{OUT1}	V _{OUT2}				
TPS70702	Adjustable	Adjustable	HTSSOP-24 (PWP)	-40°C to +125°C	TPS70702PWP	Tube, 70
					TPS70702PWPR	Tape and Reel, 2000
TPS70745	3.3 V	1.2 V	HTSSOP-24 (PWP)	-40°C to +125°C	TPS70745PWP	Tube, 70
					TPS70745PWPR	Tape and Reel, 2000
TPS70748	3.3 V	1.5 V	HTSSOP-24 (PWP)	-40°C to +125°C	TPS70748PWP	Tube, 70
					TPS70748PWPR	Tape and Reel, 2000
TPS70751	3.3 V	1.8 V	HTSSOP-24 (PWP)	-40°C to +125°C	TPS70751PWP	Tube, 70
					TPS70751PWPR	Tape and Reel, 2000
TPS70758	3.3 V	2.5 V	HTSSOP-24 (PWP)	-40°C to +125°C	TPS70758PWP	Tube, 70
					TPS70758PWPR	Tape and Reel, 2000

(1) For the most current package and ordering information see the Package Option Addendum located at the end of this document, or see the TI web site at www.ti.com.

(2) For fixed 1.20V operation, tie FB to OUT.

ABSOLUTE MAXIMUM RATINGS

Over operating free-air temperature range (unless otherwise noted)⁽¹⁾

	TPS707xx	UNIT
Input voltage range: V _{IN1} , V _{IN2} ⁽²⁾	-0.3 to +7	V
Voltage range at $\overline{\text{EN}}$	-0.3 to +7	V
Output voltage range (V _{OUT1} , V _{SENSE1})	5.5	V
Output voltage range (V _{OUT2} , V _{SENSE2})	5.5	V
Maximum $\overline{\text{RESET}}$, PG1 voltage	7	V
Maximum $\overline{\text{MR1}}$, $\overline{\text{MR2}}$, and SEQ voltage	V _{IN1}	V
Peak output current	Internally limited	
Continuous total power dissipation	See Dissipation Ratings Table	
Junction temperature range, T _J	-40 to +150	°C
Storage temperature range, T _{stg}	-65 to +150	°C
ESD rating, HBM	2	kV

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages are tied to network ground.

DISSIPATION RATINGS

PACKAGE	AIR FLOW (CFM)	T _A ≤ +25°C	DERATING FACTOR	T _A = +70°C	T _A = +85°C
PWP ⁽¹⁾	0	3.067W	30.67mW/°C	1.687W	1.227W
	250	4.115W	41.15mW/°C	2.265W	1.646W

(1) This parameter is measured with the recommended copper heat sink pattern on a 4-layer PCB, 1 oz. copper on a 4-in by 4-in ground layer. For more information, refer to TI technical brief [SLMA002](#).

RECOMMENDED OPERATING CONDITIONS

Over operating temperature range (unless otherwise noted).

	MIN	MAX	UNIT
Input voltage, $V_I^{(1)}$ (regulator 1 and 2)	2.7	6	V
Output current, I_O (regulator 1)	0	250	mA
Output current, I_O (regulator 2)	0	125	mA
Output voltage range (for adjustable option)	1.22	5.5	V
Operating junction temperature, T_J	–40	+125	°C

(1) To calculate the minimum input voltage for maximum output current, use the following equation: $V_{I(min)} = V_{O(max)} + V_{DO(max\ load)}$.

ELECTRICAL CHARACTERISTICS

Over recommended operating junction temperature range ($T_J = -40^\circ\text{C}$ to $+125^\circ\text{C}$), V_{IN1} or $V_{IN2} = V_{OUT(nom)} + 1\text{V}$, $I_O = 1\text{mA}$, $\overline{\text{EN}} = 0\text{V}$, and $C_O = 33\mu\text{F}$ (unless otherwise noted).

PARAMETER			TEST CONDITIONS		MIN	TYP	MAX	UNIT	
V _O	Output voltage ^{(1), (2)}	Reference voltage	2.7V < V _I < 6V, T _J = +25°C	FB connected to V _O		1.22		V	
			2.7V < V _I < 6V, T _J = +25°C	FB connected to V _O	1.196		1.244		
	1.2V Output	2.7V < V _I < 6V, T _J = +25°C			1.2		1.176		1.224
		2.7V < V _I < 6V, T _J = +25°C			1.5				
	1.5V Output	2.7V < V _I < 6V, T _J = +25°C			1.47		1.53		
		2.8V < V _I < 6V, T _J = +25°C			1.8				
	1.8V Output	2.8V < V _I < 6V, T _J = +25°C			1.764		1.836		
		3.5V < V _I < 6V, T _J = +25°C			2.5				
	2.5V Output	3.5V < V _I < 6V, T _J = +25°C			2.45		2.55		
		4.3V < V _I < 6V, T _J = +25°C			3.3				
3.3V Output	4.3V < V _I < 6V, T _J = +25°C			3.234		3.366			
	Quiescent current (GND current) for regulator 1 and regulator 2, $\overline{\text{EN}} = 0\text{V}^{(1)}$		⁽²⁾ T _J = +25°C		190				μA
			⁽²⁾			230		V	
Output voltage line regulation ($\Delta V_{\text{O}}/V_{\text{O}}$) for regulator 1 and regulator 2 ⁽³⁾			V _O + 1V < V _I ≤ 6V, T _J = +25°C ⁽¹⁾			0.01%			0.1%
			V _O + 1V < V _I ≤ 6V T _J = +25°C ⁽¹⁾						
Load regulation for V _{OUT 1} and V _{OUT2}			T _J = +25°C	⁽²⁾		1		mV	
V _n	Output noise voltage	Regulator 1	BW = 300Hz to 50kHz, C _O = 33μF, T _J = +25°C			65		μV _{RMS}	
		Regulator 2				65			
Output current limit		Regulator 1	V _{OUT} = 0V			1.6	1.9	μA	
		Regulator 2				0.750	1		
Thermal shutdown junction temperature						+150		°C	
I _I (standby)	Standby current	Regulator 1	$\overline{\text{EN}} = V_{\text{I}}$, T _J = +25°C				2	μA	
			$\overline{\text{EN}} = V_{\text{I}}$				6		
		Regulator 2	$\overline{\text{EN}} = V_{\text{I}}$, T _J = +25°C				2	μA	
			$\overline{\text{EN}} = V_{\text{I}}$				6		
PSRR	Power-supply ripple rejection		f = 1kHz, C _O = 33μF, T _J = +25°C ⁽¹⁾			60		dB	

(1) Minimum input operating voltage is 2.7V or $V_{O(typ)} + 1\text{V}$, whichever is greater. Maximum input voltage = 6V, minimum output current = 1mA.

(2) $I_O = 1\text{mA}$ to 250mA for Regulator 1 and 1mA to 125mA for Regulator 2.

(3) If $V_O < 1.8\text{V}$ then $V_{I\text{max}} = 6\text{V}$, $V_{I\text{min}} = 2.7\text{V}$: $\text{Line Reg. (mV)} = (\% / \text{V}) \times V_O \frac{(V_{I\text{max}} - 2.7\text{V})}{100} \times 1000$
 If $V_O > 2.5\text{V}$ then $V_{I\text{max}} = 6\text{V}$, $V_{I\text{min}} = V_O + 1\text{V}$: $\text{Line Reg. (mV)} = (\% / \text{V}) \times V_O \frac{(V_{I\text{max}} - (V_O + 1\text{V}))}{100} \times 1000$

ELECTRICAL CHARACTERISTICS (continued)

Over recommended operating junction temperature range ($T_J = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$), V_{IN1} or $V_{IN2} = V_{OUT(nom)} + 1\text{V}$, $I_O = 1\text{mA}$, $\overline{\text{EN}} = 0\text{V}$, and $C_O = 33\mu\text{F}$ (unless otherwise noted).

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
RESET Terminal					
Minimum input voltage for valid $\overline{\text{RESET}}$	$I_{\overline{\text{RESET}}} = 300\mu\text{A}$, $V_{(\overline{\text{RESET}})} \leq 0.8\text{V}$		1.0	1.3	V
Trip threshold voltage	V_O decreasing	92%	95%	98%	V_{OUT}
Hysteresis voltage	Measured at V_O		0.5%		V_{OUT}
$t_{(\overline{\text{RESET}})}$	$\overline{\text{RESET}}$ pulse duration	80	120	160	ms
$t_{r(\overline{\text{RESET}})}$	Rising edge deglitch		30		μs
Output low voltage	$V_I = 3.5\text{V}$, $I_{O(\overline{\text{RESET}})} = 1\text{mA}$		0.15	0.4	V
Leakage current	$V_{(\overline{\text{RESET}})} = 6\text{V}$			1	μA
PG1 Terminal					
Minimum input voltage for valid PG1	$I_{(\text{PG1})} = 300\mu\text{A}$, $V_{(\text{PG1})} \leq 0.8\text{V}$		1.0	1.3	V
Trip threshold voltage	V_O decreasing	92%	95%	98%	V_{OUT}
Hysteresis voltage	Measured at V_O		0.5%		V_{OUT}
$t_{r(\text{PG1})}$	Falling edge deglitch		30		μs
Output low voltage	$V_I = 2.7\text{V}$, $I_{O(\text{PG1})} = 1\text{mA}$		0.15	0.4	V
Leakage current	$V_{(\text{PG1})} = 6\text{V}$			1	μA
EN Terminal					
High level $\overline{\text{EN}}$ input voltage		2			V
Low level $\overline{\text{EN}}$ input voltage				0.7	V
Input current ($\overline{\text{EN}}$)		-1		1	μA
SEQ Terminal					
High level SEQ input voltage		2			V
Low level SEQ input voltage				0.7	V
Falling edge delay	Measured at V_O		140		μs
SEQ pull-up current source			6		μA
MR1 / MR2 Terminals					
High level input voltage		2			V
Low level input voltage				0.7	V
Pull-up current source			6		μA
V_{OUT2} Terminal					
V_{OUT2} UV comparator: Positive-going input threshold voltage of V_{OUT2} UV comparator		80% V_O	83% V_O	86% V_O	V
V_{OUT2} UV comparator: Falling edge deglitch	V_{SENSE_2} decreasing below threshold		140		μs
Peak output current	2ms pulse width		375		mA
Discharge transistor current	$V_{OUT2} = 1.5\text{V}$		7.5		mA

ELECTRICAL CHARACTERISTICS (continued)


Over recommended operating junction temperature range ($T_J = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$), V_{IN1} or $V_{IN2} = V_{OUT(nom)} + 1\text{V}$, $I_O = 1\text{mA}$, $\overline{\text{EN}} = 0\text{V}$, and $C_O = 33\mu\text{F}$ (unless otherwise noted).

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{OUT1} Terminal					
V _{OUT1} UV comparator: Positive-going input threshold voltage of V _{OUT1} UV comparator		80% V _O	83% V _O	86% V _O	V
V _{OUT1} UV comparator: Hysteresis		0.5% V _O			mV
V _{OUT1} UV comparator: Falling edge deglitch	V _{SENSE_1} decreasing below threshold		140		μs
Dropout voltage ⁽⁴⁾	I _O = 250mA, T _J = +25°C V _{IN1} = 3.2V		83		mV
Dropout voltage ⁽⁴⁾	I _O = 250mA, V _{IN1} = 3.2V			140	mV
Peak output current ⁽⁴⁾	2ms pulse width		750		mA
Discharge transistor current	V _{OUT1} = 1.5V		7.5		mA
V _{IN1} UVLO threshold		2.4		2.65	V
FB Terminal					
Input current: TPS70702	FB = 1.8V		1		μA

(4) Input voltage (V_{IN1} or V_{IN2}) = $V_{O(typ)} - 100\text{mV}$. For 1.5V, 1.8V and 2.5V regulators, the dropout voltage is limited by input voltage range. The 3.3V regulator input is set to 3.2V to perform this test.


DEVICE INFORMATION

Fixed Voltage Version




- A. For most applications, VSENSE1 and VSENSE2 should be externally connected to VOUT as close as possible to the device. For other implementations, refer to SENSE terminal connection discussion in the [Application Information](#) section.
- B. If the SEQ terminal is floating at the input, VOUT2 powers up first.

Adjustable Voltage Version




- A. For most applications, FB1 and FB2 should be externally connected to resistor dividers as close as possible to the device. For other implementations, refer to FB terminals connection discussion in the [Application Information](#) section.
- B. If the SEQ terminal is floating at the input, VOUT2 powers up first

RESET Timing Diagram (with V_{IN1} Powered Up)



- NOTES: A. V_{RES} is the minimum input voltage for a valid $\overline{RESET}$. The symbol V_{RES} is not currently listed within EIA or JEDEC standards for semiconductor symbology.
B. V_{IT-} Trip voltage is typically 5% lower than the output voltage ($95\%V_O$) V_{IT-} to V_{IT+} is the hysteresis voltage.

PG1 Timing Diagram



- NOTES: A. V_{PG1} is the minimum input voltage for a valid PG1. The symbol V_{PG1} is not currently listed within EIA or JEDEC standards for semiconductor symbology.
B. V_{IT-} Trip voltage is typically 5% lower than the output voltage ($95\%V_O$) V_{IT-} to V_{IT+} is the hysteresis voltage.

Table 1. TERMINAL FUNCTIONS

TERMINAL		I/O	DESCRIPTION
NAME	NO.		
$\overline{\text{EN}}$	6	I	Active low enable
GND	8	—	Ground
$\overline{\text{MR1}}$	4	I	Manual reset input 1, active low, pulled up internally
$\overline{\text{MR2}}$	5	I	Manual reset input 2, active low, pulled up internally
NC	1, 11, 20	—	No connection
PG1	16	O	Open drain output, low when V_{OUT1} voltage is less than 95% of the nominal regulated voltage
$\overline{\text{RESET}}$	15	O	Open drain output, SVS (power-on reset) signal, active low
SEQ	7	I	Power-up sequence control: SEQ = High, V_{OUT2} powers up first; SEQ = Low, V_{OUT1} powers up first, SEQ terminal pulled up internally.
V_{IN1}	2, 3	I	Input voltage of regulator 1
V_{IN2}	9, 10	I	Input voltage of regulator 2
V_{OUT1}	18, 19	O	Output voltage of regulator 1
V_{OUT2}	12, 13	O	Output voltage of regulator 2
$V_{\text{SENSE2}}/\text{FB2}$	14	I	Regulator 2 output voltage sense/regulator 2 feedback for adjustable
$V_{\text{SENSE1}}/\text{FB1}$	17	I	Regulator 1 output voltage sense/regulator 1 feedback for adjustable

Detailed Description

The TPS707xx low dropout regulator family provides dual regulated output voltages for DSP applications that require high-performance power management solutions. These devices provide fast transient response and high accuracy with small output capacitors, while drawing low quiescent current. Programmable sequencing provides a power solution for DSPs without any external component requirements. This architecture reduces the component cost and board space while increasing total system reliability. The TPS707xx family has an enable feature that puts the device in sleep mode, reducing the input currents to less than 3 μ A. Other features are integrated SVS (Power-On Reset, $\overline{\text{RESET}}$) and Power Good (PG1) that monitor output voltages and provide logic output to the system. These differentiated features provide a complete DSP power solution.

The TPS707xx, unlike many other LDOs, feature very low quiescent current that remains virtually constant even with varying loads. Conventional LDO regulators use a pnp pass element, the base current of which is directly proportional to the load current through the regulator ($I_B = I_C/\beta$). The TPS707xx uses a PMOS transistor to pass current; because the gate of the PMOS is voltage-driven, operating current is low and stable over the full load range.

Pin Functions

Enable

The $\overline{\text{EN}}$ terminal is an input that enables or shuts down the device. If $\overline{\text{EN}}$ is at a voltage high signal, the device is in shutdown mode. When $\overline{\text{EN}}$ goes to voltage low, the device is enabled.

Sequence

The SEQ terminal is an input that programs which output voltage (V_{OUT1} or V_{OUT2}) turns on first. When the device is enabled and the SEQ terminal is pulled high or left open, V_{OUT2} turns on first and V_{OUT1} remains off until V_{OUT2} reaches approximately 83% of its regulated output voltage. At that time, V_{OUT1} is turned on. If V_{OUT2} is pulled below 83% (for example, in an overload condition) V_{OUT1} is turned off. These terminals have a 6- μ A pullup current to V_{IN1} .

Pulling the SEQ terminal low reverses the power-up order and V_{OUT1} is turned on first. For detailed timing diagrams, refer to [Figure 36](#) through [Figure 40](#).

Power-Good

The PG1 is an open drain, active high output terminal that indicates the status of the V_{OUT1} regulator. When the V_{OUT1} reaches 95% of its regulated voltage, PG1 goes to a high impedance state. It goes to a low impedance state when it is pulled below 95% (for example, doing an overload condition) of its regulated voltage. The open drain output of the PG1 terminal requires a pull-up resistor.

Manual Reset Pins ($\overline{MR1}$ and $\overline{MR2}$)

$\overline{MR1}$ and $\overline{MR2}$ are active low input terminals used to trigger a reset condition. When either $\overline{MR1}$ or $\overline{MR2}$ is pulled to logic low, a POR ($\overline{RESET}$) occurs. These terminals have a 6- μ A pull-up current to V_{IN1} .

Sense (V_{SENSE1} , V_{SENSE2})

The sense terminals of fixed-output options must be connected to the regulator output, and the connection should be as short as possible. Internally, sense connects to high-impedance, wide-bandwidth amplifiers through a resistor-divider network and noise pickup feeds through to the regulator output. It is essential to route the sense connection in such a way to minimize or avoid noise pickup. Adding RC networks between the V_{SENSE} terminals and V_{OUT} terminals to filter noise is not recommended because these networks can cause the regulators to oscillate.

FB1 and FB2

FB1 and FB2 are input terminals used for adjustable-output devices and must be connected to the external feedback resistor divider. FB1 and FB2 connections should be as short as possible. It is essential to route them in such a way as to minimize or avoid noise pickup. Adding RC networks between the FB terminals and V_{OUT} terminals to filter noise is not recommended because these networks can cause the regulators to oscillate.

$\overline{RESET}$ Indicator

The TPS707xx features a $\overline{RESET}$ (SVS, POR, or Power-On Reset). $\overline{RESET}$ can be used to drive power-on reset circuitry or a low-battery indicator. $\overline{RESET}$ is an active low, open drain output that indicates the status of the V_{OUT2} regulator and both manual reset pins ($\overline{MR1}$ and $\overline{MR2}$). When V_{OUT2} exceeds 95% of its regulated voltage, and $\overline{MR1}$ and $\overline{MR2}$ are in the high impedance state, $\overline{RESET}$ goes to a high-impedance state after 120ms delay. $\overline{RESET}$ goes to a low-impedance state when V_{OUT2} is pulled below 95% (for example, an overload condition) of its regulated voltage. To monitor V_{OUT1} , the PG1 output pin can be connected to $\overline{MR1}$ or $\overline{MR2}$. The open drain output of the $\overline{RESET}$ terminal requires a pullup resistor. If $\overline{RESET}$ is not used, it can be left floating.

V_{IN1} and V_{IN2}

V_{IN1} and V_{IN2} are input to the regulators. **Internal bias voltages are powered by V_{IN1} .**

V_{OUT1} and V_{OUT2}

V_{OUT1} and V_{OUT2} are output terminals of the LDO.

TYPICAL CHARACTERISTICS

Table 2. Table of Graphs

			FIGURE
V_O	Output voltage	vs Output current	Figure 1 to Figure 3
		vs Temperature	Figure 4 to Figure 7
	Ground current	vs Junction temperature	Figure 8
PSRR	Power-supply rejection ratio	vs Frequency	Figure 9 to Figure 12
	Output spectral noise density	vs Frequency	Figure 13 to Figure 16
Z_O	Output impedance	vs Frequency	Figure 17 to Figure 20
	Dropout voltage	vs Temperature	Figure 21 and Figure 22
		vs Input voltage	Figure 23 and Figure 24
	Load transient response		Figure 25 and Figure 26
	Line transient response		Figure 27 and Figure 28
V_O	Output voltage and enable voltage	vs Time (start-up)	Figure 29 and Figure 30
	Equivalent series resistance	vs Output current	Figure 31 to Figure 34
Test circuit for typical regions of stability (equivalent series resistance) performance			Figure 35




Figure 1.




Figure 2.




Figure 3.




Figure 4.




Figure 5.




Figure 6.




Figure 7.




Figure 8.




Figure 9.




Figure 10.




Figure 11.




Figure 12.




Figure 13.




Figure 14.




Figure 15.




Figure 16.




Figure 17.




Figure 18.




Figure 19.




Figure 20.




Figure 21.




Figure 22.




Figure 23.




Figure 24.




Figure 25.




Figure 26.




Figure 27.




Figure 28.




Figure 29.




Figure 30.




Figure 31.




Figure 32.




Figure 33.




Figure 34.

⁽¹⁾ Equivalent series resistance (ESR) refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to C_O .




Figure 35. Test Circuit for Typical Regions of Stability



APPLICATION INFORMATION

Sequencing Timing Diagrams

This section provides a number of timing diagrams showing how this device functions in different configurations.

Application condition: V_{IN1} and V_{IN2} are tied to the same fixed input voltage greater than the V_{UVLO} ; SEQ is tied to logic low; $PG1$ is tied to $\overline{MR2}$; $\overline{MR1}$ is left unconnected and is therefore at logic high.

$\overline{EN}$ is initially high; therefore, both regulators are off and $PG1$ and $\overline{RESET}$ are at logic low. With SEQ at logic low, when $\overline{EN}$ is taken to logic low, V_{OUT1} turns on. V_{OUT2} turns on after V_{OUT1} reaches 83% of its regulated output voltage. When V_{OUT1} reaches 95% of its regulated output voltage, $PG1$ (tied to $\overline{MR2}$) goes to logic high. When both V_{OUT1} and V_{OUT2} reach 95% of their respective regulated output voltages and both $\overline{MR1}$ and $\overline{MR2}$ (tied to $PG1$) are at logic high, $\overline{RESET}$ is pulled to logic high after a 120ms delay. When $\overline{EN}$ is returned to logic high, both devices power down and both $PG1$ (tied to $\overline{MR2}$) and $\overline{RESET}$ return to logic low.





NOTE A: t_1 – Time at which both V_{OUT1} and V_{OUT2} are greater than the $PG1$ thresholds and $\overline{MR1}$ is logic high.

Figure 36. Timing when $SEQ = Low$

Application condition: V_{IN1} and V_{IN2} are tied to the same fixed input voltage greater than the V_{UVLO} ; SEQ is tied to logic high; PG1 is tied to logic high; MR1 is left unconnected and is therefore at logic high.

$\overline{EN}$ is initially high; therefore, both regulators are off and PG1 and $\overline{RESET}$ are at logic low. With SEQ at logic high, when $\overline{EN}$ is taken to logic low, V_{OUT2} turns on. V_{OUT1} turns on after V_{OUT2} reaches 83% of its regulated output voltage. When V_{OUT1} reaches 95% of its regulated output voltage, PG1 (tied to $\overline{MR2}$) goes to logic high. When both V_{OUT1} and V_{OUT2} reach 95% of their respective regulated output voltages and both $\overline{MR1}$ and $\overline{MR2}$ (tied to PG1) are at logic high, $\overline{RESET}$ is pulled to logic high after a 120ms delay. When $\overline{EN}$ is returned to logic high, both devices turn off and both PG1 (tied to $\overline{MR2}$) and $\overline{RESET}$ return to logic low.





NOTE A: t_1 – Time at which both V_{OUT1} and V_{OUT2} are greater than the PG1 thresholds and $\overline{MR1}$ is logic high.

Figure 37. Timing when SEQ = High

Application condition: V_{IN1} and V_{IN2} are tied to the same fixed input voltage greater than the V_{UVLO} ; SEQ is tied to logic high; PG1 is tied to $\overline{MR2}$; $\overline{MR1}$ is initially at logic high but is eventually toggled.

$\overline{EN}$ is initially high; therefore, both regulators are off and PG1 and $\overline{RESET}$ are at logic low. With SEQ at logic high, when $\overline{EN}$ is taken low, V_{OUT2} turns on. V_{OUT1} turns on after V_{OUT2} reaches 83% of its regulated output voltage. When V_{OUT1} reaches 95% of its regulated output voltage, PG1 (tied to $\overline{MR2}$) goes to logic high. When both V_{OUT1} and V_{OUT2} reach 95% of their respective regulated output voltages and both $\overline{MR1}$ and $\overline{MR2}$ (tied to PG1) are at logic high, $\overline{RESET}$ is pulled to logic high after a 120ms delay. When $\overline{MR1}$ is taken low, $\overline{RESET}$ returns to logic low but the outputs remain in regulation. When $\overline{MR1}$ is returned to logic high, since both V_{OUT1} and V_{OUT2} remain above 95% of their respective regulated output voltages and $\overline{MR2}$ (tied to PG1) remains at logic high, $\overline{RESET}$ is pulled to logic high after a 120ms delay.





NOTE A: t_1 – Time at which both V_{OUT1} and V_{OUT2} are greater than the PG1 thresholds and $\overline{MR1}$ is logic high.

Figure 38. Timing when $\overline{MR1}$ is Toggled

Application condition: V_{IN1} and V_{IN2} are tied to the same fixed input voltage greater than the V_{UVLO} ; SEQ is tied to logic high; PG1 is tied to MR2; MR1 is left unconnected and is therefore at logic high.

$\overline{EN}$ is initially high; therefore, both regulators are off and PG1 and RESET are at logic low. With SEQ at logic high, when $\overline{EN}$ is taken low, V_{OUT2} turns on. V_{OUT1} turns on after V_{OUT2} reaches 83% of its regulated output voltage. When V_{OUT1} reaches 95% of its regulated output voltage, PG1 (tied to MR2) goes to logic high. When both V_{OUT1} and V_{OUT2} reach 95% of their respective regulated output voltages and both MR1 and MR2 (tied to PG1) are at logic high, RESET is pulled to logic high after a 120ms delay. When a fault on V_{OUT1} causes it to fall below 95% of its regulated output voltage, PG1 (tied to MR2) goes to logic low, causing RESET to return to logic low. V_{OUT2} remains on because SEQ is high.





NOTE A: t_1 – Time at which both V_{OUT1} and V_{OUT2} are greater than the PG1 thresholds and $\overline{MR1}$ is logic high.

Figure 39. Timing when V_{OUT1} Faults Out

Application condition: V_{IN1} and V_{IN2} are tied to the same fixed input voltage greater than the V_{UVLO} ; SEQ is tied to logic high; PG1 is tied to MR2; MR1 is left unconnected and is therefore at logic high.

$\overline{EN}$ is initially high; therefore, both regulators are off and PG1 and $\overline{RESET}$ are at logic low. With SEQ at logic high, when $\overline{EN}$ is taken low, V_{OUT2} turns on. V_{OUT1} turns on after V_{OUT2} reaches 83% of its regulated output voltage. When V_{OUT1} reaches 95% of its regulated output voltage, PG1 (tied to MR2) goes to logic high. When both V_{OUT1} and V_{OUT2} reach 95% of their respective regulated output voltages and both MR1 and MR2 (tied to PG1) are at logic high, $\overline{RESET}$ is pulled to logic high after a 120ms delay. When a fault on V_{OUT2} causes it to fall below 95% of its regulated output voltage, $\overline{RESET}$ returns to logic low and V_{OUT1} begins to power down because SEQ is high. When V_{OUT1} falls below 95% of its regulated output voltage, PG1 (tied to MR2) returns to logic low.





NOTE A: t_1 – Time at which both V_{OUT1} and V_{OUT2} are greater than the PG1 thresholds and $\overline{MR1}$ is logic high.

Figure 40. Timing when V_{OUT2} Faults Out

Split Voltage DSP Application



Figure 41 shows a typical application where the TPS70751 is powering up a DSP. In this application, by grounding the SEQ pin, V_{OUT1} (I/O) is powered up first, and then V_{OUT2} (core).



NOTE A: t_1 – Time at which both V_{OUT1} and V_{OUT2} are greater than the PG1 thresholds and $\overline{MR1}$ is logic high.

Figure 41. Application Timing Diagram (SEQ = Low)

Figure 42 shows a typical application where the TPS70751 is powering up a DSP. In this application, by pulling up the SEQ pin, V_{OUT2} (core) is powered up first, and then V_{OUT1} (I/O).



NOTE A: t_1 – Time at which both V_{OUT1} and V_{OUT2} are greater than the PG1 thresholds and $\overline{MR1}$ is logic high.

Figure 42. Application Timing Diagram (SEQ = High)

Input Capacitor

For a typical application, an input bypass capacitor (0.1 μ F to 1 μ F) is recommended. This capacitor filters any high-frequency noise generated in the line. For fast transient conditions where droop at the input of the LDO may occur because of high inrush current, it is recommended to place a larger capacitor at the input as well. The size of this capacitor depends on the output current and response time of the main power supply, as well as the distance to the V_I pins of the LDO.

Output Capacitor

As with most LDO regulators, the TPS707xx requires an output capacitor connected between OUT and GND to stabilize the internal control loop. The minimum recommended capacitance value is 10 μ F and the ESR (equivalent series resistance) must be between 50m Ω and 2.5 Ω . Capacitor values 10 μ F or larger are acceptable, provided the ESR is less than 2.5 Ω . Solid tantalum electrolytic, aluminum electrolytic, and multilayer ceramic capacitors are all suitable, provided they meet the requirements described above. Larger capacitors provide a wider range of stability and better load transient response. Table 3 provides a partial listing of surface-mount capacitors suitable for use with the TPS707xx for fast transient response application.

This information, along with the ESR graphs, is included to assist in selection of suitable capacitance for the user application. When necessary to achieve low height requirements along with high output current and/or high load capacitance, several higher ESR capacitors can be used in parallel to meet the guidelines above.

Table 3. Partial Listing of TPS707xx-Compatible Surface-Mount Capacitors

VALUE	MANUFACTURER	MAXIMUM ESR	MFR PART NO.
22F	Kemet	345m Ω	7495C226K0010AS
33F	Sanyo	100m Ω	10TPA33M
47F	Sanyo	100m Ω	6TPA47M
68F	Sanyo	45m Ω	10TPC68M

ESR and Transient Response

LDOs typically require an external output capacitor for stability. In fast transient response applications, capacitors are used to support the load current while the LDO amplifier is responding. In most applications, one capacitor is used to support both functions.

Besides its capacitance, every capacitor also contains parasitic impedances. These parasitic impedances are resistive as well as inductive. The resistive impedance is called *equivalent series resistance* (ESR), and the inductive impedance is called *equivalent series inductance* (ESL). The equivalent schematic diagram of any capacitor can therefore be drawn as shown in Figure 43.



Figure 43. ESR and ESL

In most cases one can neglect the effect of inductive impedance ESL. Therefore, the following application focuses mainly on the parasitic resistance ESR.

Figure 44 shows the output capacitor and its parasitic resistances in a typical LDO output stage.




Figure 44. LDO Output Stage with Parasitic Resistances ESR

In steady state (dc state condition), the load current is supplied by the LDO (solid arrow) and the voltage across the capacitor is the same as the output voltage ($V_{(CO)} = V_{OUT}$). This condition means no current is flowing into the C_O branch. If I_{OUT} suddenly increases (a transient condition), the following results occur:

- The LDO is not able to supply the sudden current need because of its response time (t_1 in Figure 45). Therefore, capacitor C_O provides the current for the new load condition (dashed arrow). C_O now acts like a battery with an internal resistance, ESR. Depending on the current demand at the output, a voltage drop occurs at R_{ESR} . This voltage is shown as V_{ESR} in Figure 40.
- When C_O is conducting current to the load, initial voltage at the load will be $V_O = V_{(CO)} - V_{ESR}$. As a result of the discharge of C_O , the output voltage V_O drops continuously until the response time t_1 of the LDO is reached and the LDO resumes supplying the load. From this point, the output voltage starts rising again until it reaches the regulated voltage. This period is shown as t_2 in Figure 45.




Figure 45. Correlation of Different ESRs and Their Influence on the Regulation of V_O at a Load Step from Low-to-High Output Current

Figure 45 also shows the impact of different ESRs on the output voltage. The left brackets show different levels of ESRs where number 1 displays the lowest and number 3 displays the highest ESR.

From above, the following conclusions can be drawn:

- The higher the ESR, the larger the droop at the beginning of load transient.
- The smaller the output capacitor, the faster the discharge time and the greater the voltage droop during the LDO response period.

Conclusion

To minimize the transient output droop, capacitors must have a low ESR and be large enough to support the minimum output voltage requirement.

Programming the TPS70702 Adjustable LDO Converter

The output voltage of the TPS70702 adjustable regulators are programmed using external resistor dividers as shown in Figure 46.

Resistors R1 and R2 should be chosen for approximately 50μA divider current. Lower value resistors can be used, but offer no inherent advantage and waste more power. Higher values should be avoided as leakage currents at the sense terminal increase the output voltage error. The recommended design procedure is to choose R2 = 30.1kΩ to set the divider current at approximately 50μA, and then calculate R1 using Equation 1:

$$R1 = \left(\frac{V_O}{V_{ref}} - 1 \right) \times R2 \quad (1)$$

where:

- $V_{REF} = 1.224V$ typ (the internal reference voltage)




Figure 46. TPS70702 Adjustable LDO Regulator Programming

Regulator Protection

Both TPS707xx PMOS-pass transistors have built-in back diodes that conduct reverse currents when the input voltage drops below the output voltage (for example, during power-down). Current is conducted from the output to the input and is not internally limited. When extended reverse voltage is anticipated, external limiting may be appropriate.

The TPS707xx also features internal current limiting and thermal protection. During normal operation, the TPS707xx regulator 1 limits output current to approximately 1.6A (typ) and regulator 2 limits output current to approximately 750mA (typ). When current limiting engages, the output voltage scales back linearly until the overcurrent condition ends. While current limiting is designed to prevent gross device failure, care should be taken not to exceed the power dissipation ratings of the package. If the temperature of the device exceeds +150°C (typ), thermal-protection circuitry shuts it down. Once the device has cooled below +130°C (typ), regulator operation resumes.

Power Dissipation and Junction Temperature

Specified regulator operation is assured to a junction temperature of +125°C; the maximum junction temperature should be restricted to +125°C under normal operating conditions. This restriction limits the power dissipation the regulator can handle in any given application. To ensure the junction temperature is within acceptable limits, calculate the maximum allowable dissipation, $P_{D(max)}$, and the actual dissipation, P_D , which must be less than or equal to $P_{D(max)}$.

The maximum-power-dissipation limit is determined using [Equation 2](#):

$$P_{D(max)} = \frac{T_{Jmax} - T_A}{R_{\theta JA}} \quad (2)$$

where:

- T_{Jmax} is the maximum allowable junction temperature
- $R_{\theta JA}$ is the thermal resistance junction-to-ambient for the package; that is, 32.6°C/W for the 20-terminal PWP with no airflow
- T_A is the ambient temperature

The regulator dissipation is calculated using [Equation 3](#):

$$P_D = (V_I - V_O) \times I_O \quad (3)$$

Power dissipation resulting from quiescent current is negligible. Excessive power dissipation triggers the thermal protection circuit.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TPS70702PWP	Active	Production	HTSSOP (PWP) 20	70 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PT70702
TPS70702PWP.A	Active	Production	HTSSOP (PWP) 20	70 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PT70702
TPS70702PWP.B	Active	Production	HTSSOP (PWP) 20	70 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PT70702
TPS70702PWPR	Active	Production	HTSSOP (PWP) 20	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PT70702
TPS70702PWPR.A	Active	Production	HTSSOP (PWP) 20	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PT70702
TPS70702PWPR.B	Active	Production	HTSSOP (PWP) 20	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PT70702
TPS70745PWP	Active	Production	HTSSOP (PWP) 20	70 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PT70745
TPS70745PWP.A	Active	Production	HTSSOP (PWP) 20	70 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PT70745
TPS70748PWP	Active	Production	HTSSOP (PWP) 20	70 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PT70748
TPS70748PWP.A	Active	Production	HTSSOP (PWP) 20	70 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PT70748
TPS70751PWP	Active	Production	HTSSOP (PWP) 20	70 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PT70751
TPS70751PWP.A	Active	Production	HTSSOP (PWP) 20	70 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PT70751
TPS70751PWPR	Active	Production	HTSSOP (PWP) 20	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PT70751
TPS70751PWPR.A	Active	Production	HTSSOP (PWP) 20	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PT70751
TPS70758PWP	Active	Production	HTSSOP (PWP) 20	70 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PT70758
TPS70758PWP.A	Active	Production	HTSSOP (PWP) 20	70 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PT70758

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


(6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


TAPE AND REEL INFORMATION



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS70702PWPR	HTSSOP	PWP	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
TPS70751PWPR	HTSSOP	PWP	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS70702PWPR	HTSSOP	PWP	20	2000	350.0	350.0	43.0
TPS70751PWPR	HTSSOP	PWP	20	2000	350.0	350.0	43.0

TUBE


*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
TPS70702PWP	PWP	HTSSOP	20	70	530	10.2	3600	3.5
TPS70702PWP.A	PWP	HTSSOP	20	70	530	10.2	3600	3.5
TPS70702PWP.B	PWP	HTSSOP	20	70	530	10.2	3600	3.5
TPS70745PWP	PWP	HTSSOP	20	70	530	10.2	3600	3.5
TPS70745PWP.A	PWP	HTSSOP	20	70	530	10.2	3600	3.5
TPS70748PWP	PWP	HTSSOP	20	70	530	10.2	3600	3.5
TPS70748PWP.A	PWP	HTSSOP	20	70	530	10.2	3600	3.5
TPS70751PWP	PWP	HTSSOP	20	70	530	10.2	3600	3.5
TPS70751PWP.A	PWP	HTSSOP	20	70	530	10.2	3600	3.5
TPS70758PWP	PWP	HTSSOP	20	70	530	10.2	3600	3.5
TPS70758PWP.A	PWP	HTSSOP	20	70	530	10.2	3600	3.5

GENERIC PACKAGE VIEW


PWP 20

HTSSOP - 1.2 mm max height

6.5 x 4.4, 0.65 mm pitch

SMALL OUTLINE PACKAGE

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



4224669/A



PowerPAD™ TSSOP - 1.2 mm max height

[illegible]


PowerPAD is a trademark of Texas Instruments.

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MO-153.
5. Features may differ or may not be present.


PWP0020W

PowerPAD™ TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X



SOLDER MASK DETAILS

4231145/A 08/2024

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
9. Size of metal pad may vary due to creepage requirement.
10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

PWP0020W

PowerPAD™ TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



STENCIL THICKNESS	SOLDER STENCIL OPENING
0.1	3.12 X 4.07
0.125	2.79 X 3.64 (SHOWN)
0.15	2.55 X 3.32
0.175	2.36 X 3.08


4231145/A 08/2024

NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
12. Board assembly site may have different recommendations for stencil design.

PWP (R-PDSO-G20)

PowerPAD™ PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
 - D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <<http://www.ti.com>>.
 - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
 - E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.


PWP (R-PDSO-G20) PowerPAD™ SMALL PLASTIC OUTLINE

THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Top View

Exposed Thermal Pad Dimensions

4206332-15/AO 01/16


NOTE: A. All linear dimensions are in millimeters

 Exposed tie strap features may not be present.

PowerPAD is a trademark of Texas Instruments

PWP (R-PDSO-G20)

PowerPAD™ PLASTIC SMALL OUTLINE



- NOTES:
- All linear dimensions are in millimeters.
 - This drawing is subject to change without notice.
 - Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
 - This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <<http://www.ti.com>>. Publication IPC-7351 is recommended for alternate designs.
 - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
 - Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated