

SN54ABT573, SN74ABT573A OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS


SCBS190F – JANUARY 1991 – REVISED SEPTEMBER 2003

- Typical V_{OLP} (Output Ground Bounce)
 1 V at V_{CC} = 5 V, T_A = 25°C
- High-Drive Outputs (-32-mA I_{OH}, 64-mA I_{OL})
- I_{off} Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)





SN74ABT573A . . . RGY PACKAGE



SN54ABT573...FK PACKAGE

description/ordering information

These 8-bit latches feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

ORDERING INFORMATION

TA	PACKAGE1	•	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	PDIP – N	Tube	SN74ABT573AN	SN74ABT573AN
	QFN – RGY	Tape and reel	SN74ABT573ARGYR	AB573A
4000 / 0500	0010 014	Tube	SN74ABT573ADW	ADT570 A
	SOIC - DW	Tape and reel	SN74ABT573ADWR	ABT573A
	SOP – NS	Tape and reel	SN74ABT573ANSR	ABT573A
-40°C to 85°C	SSOP - DB	Tape and reel	SN74ABT573ADBR	AB573A
	TOOOD DW	Tube	SN74ABT573APW	AD570A
	TSSOP – PW	Tape and reel	SN74ABT573APWR	AB573A
	VFBGA – GQN		SN74ABT573AGQNR	AD5704
	VFBGA – ZQN (Pb-free)	Tape and reel	SN74ABT573AZQNR	AB573A
	CDIP – J	Tube	SNJ54ABT573J	SNJ54ABT573J
-55°C to 125°C	CFP – W	Tube	SNJ54ABT573W	SNJ54ABT573W
	LCCC – FK	Tube	SNJ54ABT573FK	SNJ54ABT573FK

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SCBS190F - JANUARY 1991 - REVISED SEPTEMBER 2003

description/ordering information (continued)

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

OE does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

SN74ABT573A . . . GQN OR ZQN PACKAGE (TOP VIEW)

	_	1	2	3	4	_
Α		\bigcirc	\bigcirc	\bigcirc	\bigcirc	
В		\bigcirc	\bigcirc	\bigcirc	\bigcirc	
С		\bigcirc	\bigcirc	\bigcirc	\bigcirc	
D		\bigcirc	\bigcirc	\bigcirc	\bigcirc	
Ε		\bigcirc	\bigcirc	\bigcirc	\bigcirc	
	L					


terminal assignments

	1	2	3	4
Α	1D	OE	VCC	1Q
В	3D			2Q
С	5D	4D	5Q	4Q
D	7D	7Q	6D	6Q
Е	GND	8D	LE	8Q

FUNCTION TABLE (each latch)

	INPUTS		OUTPUT
OE	LE	D	Q
L	Н	Н	Н
L	Н	L	L
L	L	Χ	Q_0
Н	Χ	Χ	Z

logic diagram (positive logic)



Pin numbers shown are for the DB, DW, FK, J, N, NS, PW, RGY, and W packages.



SN54ABT573, SN74ABT573A OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCBS190F - JANUARY 1991 - REVISED SEPTEMBER 2003

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	-0.5 V to 7 V
Input voltage range, V _I (see Note 1)	
Voltage range applied to any output in the high or power-off state, V _O	
Current into any output in the low state, I _O : SN54ABT573	96 mA
SN74ABT573A	128 mA
Input clamp current, I _{IK} (V _I < 0)	–18 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Package thermal impedance, θ _{JA} (see Note 2): DB package	70°C/W
(see Note 2): DW package	58°C/W
(see Note 2): GQN/ZQN package	78°C/W
(see Note 2): N package	69°C/W
(see Note 2): NS package	60°C/W
(see Note 2): PW package	83°C/W
(see Note 3): RGY package	37°C/W
Storage temperature range, T _{stg}	-65° C to 150° C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

- 2. The package thermal impedance is calculated in accordance with JESD 51-7.
- 3. The package thermal impedance is calculated in accordance with JESD 51-5.

recommended operating conditions (see Note 4)

			SN54A	BT573	SN74AB	T573A	UNIT
			MIN	MAX	MIN	MAX	UNII
V _{CC} Supply voltage				5.5	4.5	5.5	V
VIH	V _{IH} High-level input voltage				2		V
V _{IL}	V _{IL} Low-level input voltage			0.8		0.8	V
٧ _I	Input voltage		0	VCC	0	VCC	V
IOH	High-level output current			-24		-32	mA
loL	Low-level output current			48		64	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled		5		5	ns/V
TA	Operating free-air temperature	_	-55	125	-40	85	°C

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SN54ABT573, SN74ABT573A OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCBS190F - JANUARY 1991 - REVISED SEPTEMBER 2003

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

				Т	A = 25°C	;	SN54A	BT573	SN74AB	T573A		
PARAMETER		TEST CONDITIO	NS	MIN	TYP [†]	MAX	MIN	MAX	MIN	MAX	UNIT	
VIK	$V_{CC} = 4.5 \text{ V},$	I _I = -18 mA				-1.2		-1.2		-1.2	V	
	$V_{CC} = 4.5 \text{ V},$	$I_{CC} = 4.5 \text{ V}, \qquad I_{OH} = -3 \text{ mA}$		2.5			2.5		2.5			
.,	V _C C = 5 V,	IOH = -3 mA		3			3		3		V	
VOH	V 45V	I _{OH} = -24 mA		2			2				V	
	$V_{CC} = 4.5 \text{ V}$	$I_{OH} = -32 \text{ mA}$		2*					2			
.,	V 45V	I _{OL} = 48 mA				0.55		0.55			.,,	
VOL	V _{CC} = 4.5 V	I _{OL} = 64 mA				0.55*				0.55	V	
V _{hys}					100						mV	
lį	$V_{CC} = 5.5 \text{ V},$	$V_{CC} = 5.5 \text{ V}, V_I = V_{CC} \text{ or GND}$				±1		±1		±1	μΑ	
lozh	$V_{CC} = 5.5 V$,	$V_{CC} = 5.5 \text{ V}, V_{O} = 2.7 \text{ V}$				10‡		10‡		10‡	μΑ	
lozL	$V_{CC} = 5.5 \text{ V},$	V _O = 0.5 V				-10 [‡]		-10‡		-10 [‡]	μΑ	
l _{off}	$V_{CC} = 0$,	V_I or $V_O \le 4.5 V_O$	1			±100				±100	μΑ	
ICEX	$V_{CC} = 5.5 \text{ V},$	$V_0 = 5.5 \text{ V}$	Outputs high			50		50		50	μΑ	
ΙΟ [§]	$V_{CC} = 5.5 \text{ V},$	$V_0 = 2.5 \text{ V}$		-50	-100	-180	-50	-180	-50	-180	mA	
	.,		Outputs high		1	250		250		250	μΑ	
ICC	$V_{CC} = 5.5 \text{ V}, \text{ I}_{C}$ $V_{I} = V_{CC} \text{ or G}$		Outputs low		24	30		30		30	mA	
	V1 = VCC 01 01	10	Outputs disabled		0.5	250		250		250	μΑ	
ΔICC¶	$V_{CC} = 5.5 \text{ V}$, One input at 3.4 V, Other inputs at V_{CC} or GND				1.5		1.5		1.5	mA		
C _i	V _I = 2.5 V or 0.5 V				3.5						pF	
Co	$V_0 = 2.5 \text{ V or } 0$	0.5 V			6.5						pF	

^{*} On products compliant to MIL-PRF-38535, this parameter does not apply.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

				SN54A	BT573		
				V _{CC} = 5 V, T _A = 25°C		MAX	UNIT
			MIN MAX				
t _W	Pulse duration, LE high		3.3		3.3		ns
	Cotun time data before LE	High	1.9		2.5		
t _{su}	Setup time, data before LE↓	Low	1.5		2.5		ns
t _h	Hold time, data after LE↓		1		2.5		ns



[†] All typical values are at $V_{CC} = 5 \text{ V}$.

[‡] This data sheet limit may vary among suppliers.

[§] Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

[¶] This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V_{CC} or GND.

SCBS190F - JANUARY 1991 - REVISED SEPTEMBER 2003

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

			SN74ABT573A				_
			V _{CC} :	= 5 V, 25°C	MIN	MAX	UNIT
t _W	t _W Pulse duration, LE high				3.3		ns
	Catura tima a data hatawa I E	High	1.9		1.9		
t _{SU} Setup time, data before LE↓		Low	1.5		1.5		ns
th	Hold time, data after LE↓		1.8†		1.8†		ns

[†]This data-sheet limit may vary among suppliers.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50$ pF (unless otherwise noted) (see Figure 1)

				SN	54ABT5	73		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, T _A = 25°C			MIN	MAX	UNIT
			MIN	TYP	MAX			
t _{PLH}	6	_	1.9	3.2	5.4	1.4	6.4	
^t PHL	D	Q	2.2	4.2	5.7	1.6	6.7	ns
^t PLH			2.2	4	6.1	2	7.1	
^t PHL	LE	Q	3.2	5.2	6.7	2.8	7.5	ns
^t PZH	ŌĒ	0	1.2	3.2	4.7	0.8	6.2	
tPZL	OE	Q	2.7	4.7	6.2	2	7.2	ns
^t PHZ	ŌĒ	0	2.5	4.9	6.4	2.2	7.7	20
t _{PLZ}	OE	Q	2	4.2	6	1.4	7	ns


switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 1)

				SN7	4ABT57	'3A		UNIT			
PARAMETER	FROM (INPUT)	TO (OUTPUT)					MAX	UNIT			
			MIN	TYP	MAX						
^t PLH	D	Q	1.9	3.2	5.4	1.9	5.9	20			
t _{PHL}	D	Q	2.2	4.2	5.7	2.2	6.2	ns			
t _{PLH}	LE		2.2	4	6.1	2.2	6.6				
t _{PHL}	LE	Q	3.2	5.2	6.7	3.2	7.2	ns			
^t PZH	ŌĒ		1.2	3.2	4.7	1.2	5.2				
tPZL	OE .	Q	2.5†	4.7	6.2	2.5†	6.7	ns			
^t PHZ	ŌĒ	0	2.5	4.9	6.4	2.5	7.1†	20			
^t PLZ	OE .	Q	2	4.2	6	2	6.5	ns			

[†] This data-sheet limit may vary among suppliers.



PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_I includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_Q = 50~\Omega$, $t_f \leq 2.5~\text{ns}$, $t_f \leq 2.5~\text{ns}$.
- D. The outputs are measured one at a time with one transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms





PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
5962-9321901Q2A	ACTIVE	LCCC	FK	20	1	TBD	Call TI	N / A for Pkg Type
5962-9321901QRA	ACTIVE	CDIP	J	20	1	TBD	Call TI	N / A for Pkg Type
5962-9321901QSA	ACTIVE	CFP	W	20	1	TBD	Call TI	N / A for Pkg Type
SN74ABT573ADBLE	OBSOLETE	SSOP	DB	20		TBD	Call TI	Call TI
SN74ABT573ADBR	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ABT573ADBRE4	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ABT573ADW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ABT573ADWE4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ABT573ADWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ABT573ADWRE4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ABT573AGQNR	ACTIVE	BGA MI CROSTA R JUNI OR	GQN	20	1000	TBD	SNPB	Level-1-240C-UNLIM
SN74ABT573AN	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74ABT573ANE4	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74ABT573ANSR	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ABT573ANSRE4	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ABT573APW	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ABT573APWE4	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ABT573APWLE	OBSOLETE	TSSOP	PW	20		TBD	Call TI	Call TI
SN74ABT573APWR	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ABT573APWRE4	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ABT573ARGYR	ACTIVE	QFN	RGY	20	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1YEAR
SN74ABT573ARGYRG4	ACTIVE	QFN	RGY	20	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1YEAR
SN74ABT573AZQNR	ACTIVE	BGA MI CROSTA R JUNI OR	ZQN	20	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM
SNJ54ABT573FK	ACTIVE	LCCC	FK	20	1	TBD	Call TI	N / A for Pkg Type
SNJ54ABT573J	ACTIVE	CDIP	J	20	1	TBD	Call TI	N / A for Pkg Type
SNJ54ABT573W	ACTIVE	CFP	W	20	1	TBD	Call TI	N / A for Pkg Type



PACKAGE OPTION ADDENDUM

13-Feb-2006

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in

a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.


Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

W (R-GDFP-F20)

CERAMIC DUAL FLATPACK




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within Mil-Std 1835 GDFP2-F20



FK (S-CQCC-N**)

28 TERMINAL SHOWN

LEADLESS CERAMIC CHIP CARRIER




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within JEDEC MS-004



GQN (R-PBGA-N20)

PLASTIC BALL GRID ARRAY




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-225 variation BC.
- D. This package is tin-lead (SnPb). Refer to the 20 ZQN package (drawing 4204492) for lead-free.



ZQN (R-PBGA-N20)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters.


- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-225 variation BC.
- D. This package is lead-free. Refer to the 20 GQN package (drawing 4200704) for tin-lead (SnPb).



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.




DW (R-PDSO-G20)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AC.





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- The package thermal pad must be soldered to the board for thermal and mechanical performance.

Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.

F. Package complies to JEDEC MO-241 variation BC.




MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products Applications	
Amplifiers amplifier.ti.com Audio	www.ti.com/audio
Data Converters dataconverter.ti.com Automotive	www.ti.com/automotive
DSP dsp.ti.com Broadband	www.ti.com/broadband
Interface interface.ti.com Digital Control	www.ti.com/digitalcontrol
Logic logic.ti.com Military	www.ti.com/military
Power Mgmt power.ti.com Optical Networkin	ng www.ti.com/opticalnetwork
Microcontrollers microcontroller.ti.com Security	www.ti.com/security
Telephony	www.ti.com/telephony
Video & Imaging	www.ti.com/video
Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated