



DUAL PROCESSOR SUPERVISORS

FEATURES

- . Dual Supervisory Circuits for DSP- and **Processor-Based Systems**
- **Power-On Reset Generator with Fixed Delay** Time of 200ms; no External Capacitor Needed
- Watchdog Timer Retriggers the RESET Output at SENSEn ≥ VIT+
- **Temperature-Compensated Voltage Reference**
- Maximum Supply Current of 40µA
- Supply Voltage Range: 2.7V to 6V
- Defined RESET Output From V_{DD} ≥ 1.1V
- **MSOP-8 and SO-8 Packages**
- Temperature Range: -40°C to +85°C

APPLICATIONS

- **Processor Supply Monitoring**
- **Industrial Equipment**
- **Automotive Systems**
- Portable/Battery-Powered Equipment
- **Wireless Communication Systems**
- **Notebook/Desktop Computers**


D OR DGN PACKAGE (TOP VIEW) SENSE1 V_{DD} SENSE2 MR RESET WDI GND RESET

DESCRIPTION

The TPS3305 family is a series of micropower supply voltage supervisors designed for circuit initialization. Its dual monitor topology is well-suited to use in DSP and processor-based systems, which often require two supply voltages, core and I/O.

RESET is asserted when the voltage at either SENSEn pin falls below its threshold voltage, VIT. When both SENSEn pins are again above their respective threshold voltages, RESET is held low for the factory-programmed delay time (200ms typ). RESET is also asserted if the watchdog input (WDI) is not toggled for more than 1.6s typ.

The TPS3305-xx devices are available in either 8-pin MSOP or SO packages, and are specified for operation over a temperature range of -40°C to +85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ORDERING INFORMATION(1)

	NOMINAL SUPER	RVISED VOLTAGE	THRESHOLD VOLTAGE (TYP)			
DEVICE	SENSE1	SENSE2	SENSE1	SENSE2		
TPS3305-18	3.3 V	1.8 V	2.93 V	1.68 V		
TPS3305-25	3.3 V	2.5 V	2.93 V	2.25 V		
TPS3305-33	5.0 V	3.3 V	4.55 V	2.93 V		

⁽¹⁾ For the most current specifications and package information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

ABSOLUTE MAXIMUM RATINGS(1)(2)

Over operating junction temperature range (unless otherwise noted).

	UNIT
Supply voltage range, V _{DD}	-0.3V to +7V
V_{MR}, V_{WDI}	$-0.3V$ to $V_{DD} + 0.3V$
Input voltage at SENSE1 and SENSE2, V _I	$(V_{DD} + 0.3)V_{IT} / 1.25V$
V _{RESET} , V _{RESET}	-0.3V to +7V
Maximum low output current, I _{OL}	5mA
Maximum high output current, I _{OH}	–5mA
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{DD}$)	±20mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{DD}$)	±20mA
Continuous total power dissipation	See Dissipation Ratings Table
Operating junction temperature range, T _J	-40°C to +85°C
Storage temperature range, T _{stg}	−65°C to +150°C
Soldering temperature	+260°C

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

DISSIPATION RATINGS TABLE

PACKAGE	T _A ≤ +25°C POWER RATING	DERATING FACTOR ABOVE T _A = +25°C	T _A = +70°C POWER RATING	T _A = +85°C POWER RATING
DGN	2.14W	17.1mW/°C	1.37W	1.11W
D	725mW	5.8mW/°C	464mW	377mW

Product Folder Link(s): TPS3305

Copyright © 1998–2008, Texas Instruments Incorporated

⁽²⁾ All voltage values are with respect to GND.



ELECTRICAL CHARACTERISTICS


Over operating junction temperature range (unless otherwise noted).

				TPS	3305-xx		-
	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{DD}	Input supply range			2.7		6.0	V
T _J	Operating junction temperature ra	ange		-40		+85	°C
			$V_{DD} = 2.7V \text{ to } 6V,$ $I_{OH} = -20\mu\text{A}$	V _{DD} – 0.2V			V
V_{OH}	High-level output voltage	-level output voltage		V _{DD} - 0.4V			V
			$V_{DD} = 6V$, $I_{OH} = -3mA$	V _{DD} - 0.4V			V
			$V_{DD} = 2.7V \text{ to 6V},$ $I_{OL} = 20\mu\text{A}$			0.2	V
V_{OL}	Low-level output voltage		$V_{DD} = 3.3V, I_{OL} = 2mA$			0.4	V
			$V_{DD} = 6V$, $I_{OL} = 3mA$			0.4	V
	Power-up reset voltage ⁽¹⁾		$V_{DD} \ge 1.1 V$, $I_{OL} = 20 \mu A$			0.4	V
				1.64	1.68	1.72	V
		VSENSE1,	$V_{DD} = 2.7V \text{ to } 6V,$	2.20	2.25	2.30	V
		VSENSE2	$T_A = 0$ °C to +85°C	2.86	2.93	3.0	V
	Negative-going input threshold			4.46	4.55	4.64	V
V_{IT-}	voltage ⁽²⁾			1.64	1.68	1.73	V
		VSENSE1,	. 55	2.20	2.25	2.32	V
		VSENSE2		2.86	2.93	3.02	V
				4.46	4.55	4.67	V
	· · · · · · · · · · · · · · · · · · ·		V _{IT} = 1.68V		15		mV
1/	Liveteresis at VCENCEs issut		V _{IT} = 2.25V		20		mV
V_{hys}	Hysteresis at VSENSEn input		V _{IT} = 2.93V		30		mV
			V _{IT} = 4.55V		40		mV
I _{H(AV)}	Average high-level input current	WDI	WDI = V_{DD} = 6V Time average (dc = 88%)		100	150	μΑ
I _{L(AV)}	Average low-level input current	WDI	WDI = 0V, V _{DD} = 6V Time average (dc = 12%)		-15	-20	μΑ
V_{IH}	High-level input voltage at \overline{MR} ar	nd WDI		0.7 x V _{DD}			V
V_{IL}	Low-level input voltage at MR an	d WDI			0	.3 x V _{DD}	V
Δt / ΔV	Input transition rise and fall rate a	at MR				50	ns/V
		WDI	$WDI = V_{DD} = 6V$		120	170	μΑ
	High lovel input current	MR	$\overline{MR} = 0.7 \times V_{DD}, V_{DD} = 6V$		-130	-180	μΑ
I _H	High-level input current	SENSE1	VSENSE1 = V _{DD} = 6V		5	8	μΑ
		SENSE2	VSENSE2 = V _{DD} = 6V		6	9	μΑ
		WDI	$WDI = 0V, V_{DD} = 6V$		-120	-170	μΑ
IL	Low-level input current	MR	$\overline{MR} = 0V, V_{DD} = 6V$		-430	-600	μΑ
		SENSEn	VSENSE1,2 = 0V	-1		1	μΑ
I _{DD}	Supply current	•				40	μΑ
Cı	Input capacitance		$V_I = 0V \text{ to } V_{DD}$		10	pF	

 ⁽¹⁾ The lowest supply voltage at which RESET becomes active. t_r, V_{DD} ≥15 μs/V.
 (2) To ensure best stability of the threshold voltage, a bypass capacitor (0.1 μF ceramic) should be placed close to the supply terminals.







TIMING REQUIREMENTS

At V_{DD} = 2.7V to 6V, R_L = 1M Ω , C_L = 50pF, and T_J = +25°C.

PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT
		SENSEn	$V_{SENSEnL} = V_{IT-} -0.2V$, $V_{SENSEnH} = V_{IT+} +0.2V$	6			μs
t _w	Pulse width	MR	V 07×V V 02×V	100			ns
	WDI	$V_{IH} = 0.7 \times V_{DD}, \ V_{IL} = 0.3 \times V_{DD}$	100			ns	

SWITCHING CHARACTERISTICS

At V_{DD} = 2.7V to 6V, R_L = 1M Ω , C_L = 50pF, and T_J = +25°C.

	PARAMETEI	₹	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{t(out)}	Watchdog time-out		$V_{I(SENSEn)} \ge V_{IT+} + 0.2V, \overline{MR} \ge 0.7 \times V_{DD}$ See Timing Diagram	1.1	1.6	2.3	s
t _d	Delay time		$V_{I(SENSEn)} \ge V_{IT+} + 0.2V, \overline{MR} \ge 0.7 \times V_{DD}$ See Timing Diagram	140	200	280	ms
t _{PHL}	Propagation (delay) time, high-to-low level output	MR to RESET, MR to RESET	$V_{I(SENSEn)} \ge V_{IT+} +0.2V,$ $V_{IH} = 0.7 \times V_{DD}, V_{IL} = 0.3 \times V_{DD}$		200	500	ns
t _{PLH}	Propagation (delay) time, low-to-high level output	MR to RESET, MR to RESET	$V_{I(SENSEn)} \ge V_{IT+} +0.2V,$ $V_{IH} = 0.7 \times V_{DD}, V_{IL} = 0.3 \times V_{DD}$		200	500	ns
t _{PHL}	Propagation (delay) time, high-to-low level output	SENSEn to RESET, SENSEn to RESET	$\frac{V_{IH}=V_{IT+}+0.2V,\ V_{IL}=V_{IT-}\ -0.2V,}{MR}\geq 0.7\times V_{DD}$		1	5	μs
t _{PLH}	Propagation (delay) time, low-to-high level output	SENSEn to RESET, SENSEn to RESET	$\frac{V_{IH}=V_{IT+}+0.2V,\ V_{IL}=V_{IT-}\ -0.2V,}{\overline{MR}\geq 0.7\times V_{DD}}$		1	5	μs

Submit Documentation Feedback




DEVICE INFORMATION

FUNCTION/TRUTH TABLE(1)

MR	SENSE1 > V _{IT1}	SENSE2 > V _{IT2}	RESET	RESET
L	X	X	L	Н
Н	0	0	L	Н
Н	0	1	L	Н
Н	1	0	L	Н
Н	1	1	Н	L

(1) X = Don't care

FUNCTIONAL BLOCK DIAGRAM





TERMINAL FUNCTIONS

TI	ERMINAL	
NAME	NO.	DESCRIPTION
GND	4	Ground
MR	7	Manual reset
RESET	5	Active-low reset output
RESET	6	Active-high reset output
SENSE1	1	Sense voltage input 1
SENSE2	2	Sense voltage input 2
WDI	3	Watchdog timer input
V_{DD}	8	Supply voltage




TYPICAL CHARACTERISTICS







INPUT CURRENT vs INPUT VOLTAGE AT $\overline{\text{MR}}$ 100 $V_{DD} = 6V$ $T_J = +25^{\circ}C$ 0 -100 -200 I₁ - Input Current - μA -300 -400 -500 -600 -700 -800 -900 -1 -0.5 0 0.5 1 1.5 2 2.5 3 3.5 4 4.5 5 5.5 6 6.5 V_I - Input Voltage at \overline{MR} - V Figure 3.







TYPICAL CHARACTERISTICS (continued)









www.ti.com

23-May-2025

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
TPS3305-18D	Active	Production	SOIC (D) 8	75 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	30518
TPS3305-18D.A	Active	Production	SOIC (D) 8	75 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	30518
TPS3305-18DGN	Active	Production	HVSSOP (DGN) 8	80 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AAM
TPS3305-18DGN.A	Active	Production	HVSSOP (DGN) 8	80 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AAM
TPS3305-18DGNR	Active	Production	HVSSOP (DGN) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AAM
TPS3305-18DGNR.A	Active	Production	HVSSOP (DGN) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AAM
TPS3305-18DR	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	30518
TPS3305-18DR.A	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	30518
TPS3305-25D	Active	Production	SOIC (D) 8	75 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	30525
TPS3305-25D.A	Active	Production	SOIC (D) 8	75 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	30525
TPS3305-25DGN	Active	Production	HVSSOP (DGN) 8	80 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AAN
TPS3305-25DGN.A	Active	Production	HVSSOP (DGN) 8	80 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AAN
TPS3305-25DGNR	Active	Production	HVSSOP (DGN) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AAN
TPS3305-25DGNR.A	Active	Production	HVSSOP (DGN) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AAN
TPS3305-25DR	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	30525
TPS3305-25DR.A	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	30525
TPS3305-33D	Active	Production	SOIC (D) 8	75 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	30533
TPS3305-33D.A	Active	Production	SOIC (D) 8	75 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	30533
TPS3305-33DGN	Active	Production	HVSSOP (DGN) 8	80 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AAO
TPS3305-33DGN.A	Active	Production	HVSSOP (DGN) 8	80 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AAO
TPS3305-33DGNR	Active	Production	HVSSOP (DGN) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AAO
TPS3305-33DGNR.A	Active	Production	HVSSOP (DGN) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AAO
TPS3305-33DR	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	30533
TPS3305-33DR.A	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	30533

⁽¹⁾ Status: For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.



PACKAGE OPTION ADDENDUM

www.ti.com 23-May-2025

- (3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.
- (4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- (6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com 23-May-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS3305-18DGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS3305-18DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS3305-25DGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS3305-25DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS3305-33DGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS3305-33DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1



www.ti.com 23-May-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS3305-18DGNR	HVSSOP	DGN	8	2500	358.0	335.0	35.0
TPS3305-18DR	SOIC	D	8	2500	350.0	350.0	43.0
TPS3305-25DGNR	HVSSOP	DGN	8	2500	358.0	335.0	35.0
TPS3305-25DR	SOIC	D	8	2500	350.0	350.0	43.0
TPS3305-33DGNR	HVSSOP	DGN	8	2500	358.0	335.0	35.0
TPS3305-33DR	SOIC	D	8	2500	350.0	350.0	43.0

PACKAGE MATERIALS INFORMATION

www.ti.com 23-May-2025

TUBE




*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TPS3305-18D	D	SOIC	8	75	505.46	6.76	3810	4
TPS3305-18D.A	D	SOIC	8	75	505.46	6.76	3810	4
TPS3305-25D	D	SOIC	8	75	505.46	6.76	3810	4
TPS3305-25D.A	D	SOIC	8	75	505.46	6.76	3810	4
TPS3305-33D	D	SOIC	8	75	505.46	6.76	3810	4
TPS3305-33D.A	D	SOIC	8	75	505.46	6.76	3810	4

3 x 3, 0.65 mm pitch

SMALL OUTLINE PACKAGE


This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



INSTRUMENTS www.ti.com

$\textbf{PowerPAD}^{^{\text{\tiny{TM}}}}\,\textbf{VSSOP - 1.1 mm max height}$

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.





SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated