











SN74LVC16374A

SCAS728B - OCTOBER 2003-REVISED SEPTEMBER 2014

SN74LVC16374A 16-Bit Edge-Triggered D-Type Flip-Flop With 3-State Outputs

Features

- Member of the Texas Instruments Widebus™
- Typical V_{OLP} (Output Ground Bounce) $<0.8 \text{ V at V}_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) >2 V at V_{CC} = 3.3 V, T_A = 25°C
- Ioff Supports Live Insertion, Partial-Power-Down Mode, and Back-Drive Protection
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input and Output Voltages With 3.3-V V_{CC})
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 1000-V Charged-Device Model (C101)

2 Applications

- Servers
- PCs and Notebooks
- **Network Switches**
- Electronic Points of Sale

3 Description


This 16-bit edge-triggered D-type flip-flop is designed for 1.65-V to 3.6-V V_{CC} operation.

Device Information⁽¹⁾


| PART NUMBER | PACKAGE | BODY SIZE (NOM) | |
|---------------|------------|--------------------|--|
| SN74LVC16374A | SSOP (48) | 15.80 mm × 7.50 mm | |
| | TSSOP (48) | 12.50 mm × 6.10 mm | |
| | TVSOP (48) | 9.70 mm × 4.40 mm | |

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic



To Seven Other Channels



To Seven Other Channels



Table of Contents


| 1 | Features 1 | 9 Detailed Description 1 |
|---|--------------------------------------|---|
| 2 | Applications 1 | 9.1 Overview 1 |
| 3 | Description 1 | 9.2 Functional Block Diagram 1 |
| 4 | Simplified Schematic 1 | 9.3 Feature Description1 |
| 5 | Revision History | 9.4 Device Functional Modes1 |
| 6 | Pin Configuration and Functions | 10 Application and Implementation 12 |
| 7 | Specifications | 10.1 Application Information 1 |
| • | 7.1 Absolute Maximum Ratings | 10.2 Typical Application |
| | 7.2 Handling Ratings | 11 Power Supply Recommendations 13 |
| | 7.3 Recommended Operating Conditions | 12 Layout 13 |
| | 7.4 Thermal Information | 12.1 Layout Guidelines1 |
| | 7.5 Electrical Characteristics | 12.2 Layout Example1 |
| | 7.6 Timing Requirements 8 | 13 Device and Documentation Support 14 |
| | 7.7 Switching Characteristics 8 | 13.1 Trademarks 14 |
| | 7.8 Operating Characteristics | 13.2 Electrostatic Discharge Caution 14 |
| | 7.9 Typical Characteristics | 13.3 Glossary14 |
| 8 | Parameter Measurement Information 10 | 14 Mechanical, Packaging, and Orderable Information14 |


5 Revision History

| C | changes from Revision A (October 2005) to Revision B | Page |
|---|--|------|
| • | Updated document to new TI data sheet standards. | 1 |
| • | Deleted Ordering Information table. | 1 |
| • | Changed I _{off} bullet in Features | 1 |
| • | Added Applications | 1 |
| • | Added Pin Functions table | 3 |
| • | Added Handling Ratings table | 6 |
| • | Changed MAX operating temperature to 125°C in Recommended Operating Conditions | 7 |
| | Added Thermal Information table | |
| • | Added Typical Characteristics section | 9 |
| • | Added Detailed Description section | 11 |
| • | Added Application and Implementation section | 12 |
| • | Added Power Supply Recommendations and Layout sections | 13 |



6 Pin Configuration and Functions





Pin Functions

| P | NO. NAME | | DESCRIPTION |
|-----|-----------------|---|-----------------|
| NO. | | | DESCRIPTION |
| 1 | 1 OE | I | Output Enable 1 |
| 2 | 1Q1 | 0 | 1Q1 Output |
| 3 | 1Q2 | 0 | 1Q2 Output |
| 4 | GND | _ | Ground Pin |
| 5 | 1Q3 | 0 | 1Q3 Output |
| 6 | 1Q4 | 0 | 1Q4 Output |
| 7 | V _{CC} | _ | Power Pin |
| 8 | 1Q5 | 0 | 1Q5 Output |
| 9 | 1Q6 | 0 | 1Q6 Output |
| 10 | GND | _ | Ground Pin |
| 11 | 1Q7 | 0 | 1Q7 Output |
| 12 | 1Q8 | 0 | 1Q8 Output |
| 13 | 2Q1 | 0 | 2Q1 Output |
| 14 | 2Q2 | 0 | 2Q2 Output |
| 15 | GND | _ | Ground Pin |
| 16 | 2Q3 | 0 | 2Q3 Output |
| 17 | 2Q4 | 0 | 2Q4 Output |
| 18 | V _{CC} | _ | Power Pin |

Copyright © 2003–2014, Texas Instruments Incorporated



Pin Functions (continued)

| Р | IN | | | | |
|-----|-----------------|-----|-----------------|--|--|
| NO. | NAME | I/O | DESCRIPTION | | |
| 19 | 2Q5 | 0 | 2Q5 Output | | |
| 20 | 2Q6 | 0 | 2Q6 Output | | |
| 21 | GND | _ | Ground Pin | | |
| 22 | 2Q7 | 0 | 2Q7 Output | | |
| 23 | 2Q8 | 0 | 2Q8 Output | | |
| 24 | 2 OE | 0 | Output Enable 2 | | |
| 25 | 2CLK | 1 | Clock 2 | | |
| 26 | 2D8 | 1 | 2D8 Input | | |
| 27 | 2D7 | I | 2D7 Input | | |
| 28 | GND | _ | Ground Pin | | |
| 29 | 2D6 | I | 2D6 Input | | |
| 30 | 2D5 | 1 | 2D5 Input | | |
| 31 | V _{CC} | _ | Power Pin | | |
| 32 | 2D4 | 1 | 2D4 Input | | |
| 33 | 2D3 | I | 2D3 Input | | |
| 34 | GND | _ | Ground Pin | | |
| 35 | 2D2 | I | 2D2 Input | | |
| 36 | 2D1 | I | 2D1 Input | | |
| 37 | 1D8 | I | 1D8 Input | | |
| 38 | 1D7 | I | 1D7 Input | | |
| 39 | GND | _ | Ground Pin | | |
| 40 | 1D6 | 1 | 1D6 Input | | |
| 41 | 1D5 | 1 | 1D5 Input | | |
| 42 | V _{CC} | _ | Power Pin | | |
| 43 | 1D4 | I | 1D4 Input | | |
| 44 | 1D3 | 1 | 1D3 Input | | |
| 45 | GND | _ | Ground Pin | | |
| 46 | 1D2 | I | 1D2 Input | | |
| 47 | 1D1 | I | 1D1 Input | | |
| 48 | 1CLK | I | Clock 1 | | |








Table 1. Pin Assignments⁽¹⁾ (56-Ball GQL or ZQL Package)

| | 1 | 2 | 3 | 4 | 5 | 6 |
|---|-----------------|-----|----------|-----------------|-----|------|
| Α | 1 0E | NC | NC | NC | NC | 1CLK |
| В | 1Q2 | 1Q1 | GND | GND GND 1D1 | | 1D2 |
| С | 1Q4 | 1Q3 | V_{CC} | V _{CC} | 1D3 | 1D4 |
| D | 1Q6 | 1Q5 | GND | GND | 1D5 | 1D6 |
| E | 1Q8 | 1Q7 | | | 1D7 | 1D8 |
| F | 2Q1 | 2Q2 | | | 2D2 | 2D1 |
| G | 2Q3 | 2Q4 | GND | GND | 2D4 | 2D3 |
| Н | 2Q5 | 2Q6 | V_{CC} | V _{CC} | 2D6 | 2D5 |
| J | 2Q7 | 2Q8 | GND | GND | 2D8 | 2D7 |
| K | 2 OE | NC | NC | NC | NC | 2CLK |

(1) NC - No internal connection

GRD OR ZRD PACKAGE (TOP VIEW)




Table 2. Pin Assignments⁽¹⁾ (54-Ball GRD or ZRD Package)

| | 1 | 2 | 3 | 4 | 5 | 6 |
|---|-----|-----|-----------------|-----------------|-----|-----|
| Α | 1Q1 | NC | 1 OE | 1CLK | NC | 1D1 |
| В | 1Q3 | 1Q2 | NC | NC | 1D2 | 1D3 |
| С | 1Q5 | 1Q4 | V _{CC} | V _{CC} | 1D4 | 1D5 |
| D | 1Q7 | 1Q6 | GND | GND | 1D6 | 1D7 |
| E | 2Q1 | 1Q8 | GND | GND | 1D8 | 2D1 |
| F | 2Q3 | 2Q2 | GND | GND | 2D2 | 2D3 |
| G | 2Q5 | 2Q4 | V _{CC} | V _{CC} | 2D4 | 2D5 |
| Н | 2Q7 | 2Q6 | NC | NC | 2D6 | 2D7 |
| J | 2Q8 | NC | 2 OE | 2CLK | NC | 2D8 |

Product Folder Links: SN74LVC16374A

(1) NC - No internal connection



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

| | | | MIN | MAX | UNIT |
|-----------------|---|---|------|-----------------------|------|
| V_{CC} | Supply voltage range | | -0.5 | 6.5 | V |
| V_{I} | Input voltage range ⁽²⁾ | out voltage range ⁽²⁾ | | 6.5 | V |
| Vo | oltage range applied to any output in the high-impedance or power-off state (2) | | -0.5 | 6.5 | V |
| Vo | Voltage range applied to any output in the high or I | Voltage range applied to any output in the high or low state ^{(2) (3)} | | V _{CC} + 0.5 | V |
| I _{IK} | Input clamp current | V _I < 0 | | -50 | mA |
| I _{OK} | Output clamp current | V _O < 0 | | -50 | mA |
| Io | Continuous output current | | | ±50 | mA |
| | Continuous current through each V _{CC} or GND | | | ±100 | mA |

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 Handling Ratings

| | | | MIN | MAX | UNIT |
|------------------|--------------------------|---|-----|------|------|
| T _{stg} | Storage temperature rang | rage temperature range | | 150 | °C |
| | Electrostatio discharge | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾ | 0 | 2000 | V |
| | Electrostatic discharge | Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2) | 0 | 1000 | |

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

²⁾ The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

⁽³⁾ The value of V_{CC} is provided in the recommended operating conditions table.



7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

| | | | MIN | MAX | UNIT | |
|------------------|---|--|---|------------------------|------|--|
| 1/ | Cupply valtage | Operating | 1.65 | 3.6 | V | |
| V_{CC} | Supply voltage High-level input voltage Low-level input voltage Input voltage Output voltage High-level output current Low-level output current | Data retention only | 1.5 | | V | |
| | | V _{CC} = 1.65 V to 1.95 V | 1.65 3.6 1.5 V 0.65 × V _{CC} 1.7 2 V 0.35 × V _{CC} 0.7 0.8 0 5.5 0 V _{CC} 0 5.5 -4 -8 -12 -24 4 8 12 24 | | | |
| V_{IH} | High-level input voltage Low-level input voltage Input voltage Output voltage High-level output current Low-level output current | $V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$ | 1.7 | | V | |
| | | $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$ | 2 | | | |
| | | V _{CC} = 1.65 V to 1.95 V | | 0.35 × V _{CC} | | |
| V_{IL} | Low-level input voltage | $V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$ | | 0.7 | V | |
| | $V_{CC} = 2.7 \text{ V to } 3.6$ | | | 0.8 | | |
| V _I | Input voltage | | 0 | 5.5 | V | |
| V _O C | Output voltage | High or low state | 0 | V _{CC} | V | |
| | | 3-state | 0 | 5.5 | | |
| | | V _{CC} = 1.65 V | | -4 | | |
| | High-level input voltage Low-level input voltage Input voltage Output voltage High-level output current Low-level output current | V _{CC} = 2.3 V | | -8 | A | |
| I _{OH} | | $V_{CC} = 2.7 \text{ V}$ | | -12 | mA | |
| | | $V_{CC} = 3 V$ | | -24 | | |
| | | V _{CC} = 1.65 V | | 4 | | |
| | Low level output ourrent | V _{CC} = 2.3 V | | 8 | A | |
| I _{OL} | Low-level output current | V _{CC} = 2.7 V | | 12 | mA | |
| | | V _{CC} = 3 V | | 24 | | |
| Δt/Δν | Input transition rise or fall rate | | | 10 | ns/V | |
| T _A | Operating free-air temperature | | -40 | 125 | °C | |

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs (SCBA004).

7.4 Thermal Information

| | | | SN74LVC16374A | | | |
|-------------------------------|--|------|---------------|------|------|--|
| THERMAL METRIC ⁽¹⁾ | | DL | DGV | DGG | UNIT | |
| | | | 48 PINS | | | |
| $R_{\theta JA}$ | Junction-to-ambient thermal resistance | 68.4 | 78.4 | 64.3 | | |
| R ₀ JC(top) | Junction-to-case (top) thermal resistance | 34.7 | 30.7 | 17.6 | | |
| $R_{\theta JB}$ | Junction-to-board thermal resistance | 41.0 | 41.8 | 31.5 | 0000 | |
| ΨЈΤ | Junction-to-top characterization parameter | 12.3 | 3.8 | 1.1 | °C/W | |
| ΨЈВ | Junction-to-board characterization parameter | 40.4 | 41.3 | 31.2 | | |
| R _{0JC(bot)} | Junction-to-case (bottom) thermal resistance | n/a | n/a | n/a | | |

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report (SPRA953).



7.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDIT | TIONS | V _{cc} | MIN TYP(1) | MAX | UNIT |
|------------------|---|--------------------|-----------------|-----------------------|-----|------|
| | $I_{OH} = -100 \mu A$ | | 1.65 V to 3.6 V | V _{CC} - 0.2 | | |
| | $I_{OH} = -4 \text{ mA}$ | | 1.65 V | 1.2 | | |
| V | $I_{OH} = -8 \text{ mA}$ | | 2.3 V | 1.7 | | V |
| V_{OH} | 12 | | 2.7 V | 2.2 | | V |
| | $I_{OH} = -12 \text{ mA}$ | | 3 V | 2.4 | | |
| | $I_{OH} = -24 \text{ mA}$ | | 3 V | 2.2 | | |
| | I _{OL} = 100 μA | | 1.65 V to 3.6 V | | 0.2 | |
| | I _{OL} = 4 mA | 1.65 V | | 0.45 | V | |
| V _{OL} | $I_{OL} = 8 \text{ mA}$ | | 2.3 V | | | 0.7 |
| | $I_{OL} = 12 \text{ mA}$ | | 2.7 V | | | 0.4 |
| | I _{OL} = 24 mA | | 3 V | | | 0.55 |
| I_1 | $V_{I} = 0 \text{ to } 5.5 \text{ V}$ | | 3.6 V | | ±5 | μΑ |
| I _{off} | V_I or $V_O = 5.5 \text{ V}$ | | 0 | | ±10 | μΑ |
| I_{OZ} | V _O = 0 to 5.5 V | | 3.6 V | | ±10 | μΑ |
| | $V_I = V_{CC}$ or GND | 1 - 0 | 3.6 V | | 20 | |
| I _{CC} | $3.6 \text{ V} \le \text{V}_{\text{I}} \le 5.5 \text{ V}^{(2)}$ | I _O = 0 | 3.0 V | | 20 | μA |
| ΔI_{CC} | One input at V _{CC} – 0.6 V, Other inputs at V _{CC} or GND | | 2.7 V to 3.6 V | | 500 | μΑ |
| C _i | $V_I = V_{CC}$ or GND | | 3.3 V | 5 | | pF |
| C _o | $V_O = V_{CC}$ or GND | | 3.3 V | 6.5 | | pF |

⁽¹⁾ All typical values are at $V_{CC}=3.3~V,~T_A=25^{\circ}C.$ (2) This applies in the disabled state only.

7.6 Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

| | | V _{CC} = 1.8 V ± 0.15 V | | V _{CC} = 2.5 V ± 0.2 V | | V _{CC} = 2.7 V | | V _{CC} = 3.3 V ± 0.3 V | | UNIT |
|--------------------|---------------------------------|-------------------------------------|-----|------------------------------------|-----|-------------------------|-----|------------------------------------|-----|------|
| | | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | |
| f _{clock} | Clock frequency | | 150 | | 150 | | 150 | | 150 | MHz |
| t _w | Pulse duration, CLK high or low | 3.3 | | 3.3 | | 3.3 | | 3.3 | | ns |
| t _{su} | Setup time, data before CLK↑ | 2.4 | | 1.6 | | 1.9 | | 1.9 | | ns |
| t _h | Hold time, data after CLK↑ | 0.8 | | 1 | | 1.1 | | 1.9 | | ns |

7.7 Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

| PARAMETER | FROM | TO (OUTPUT) | V _{CC} = 1 ± 0.15 | | V _{CC} = ± 0. | 2.5 V 2 V | V _{CC} = | 2.7 V | V _{CC} = 3 ± 0.3 | 3.3 V 3 V | UNIT |
|--------------------|---------|----------------|-------------------------------|------|------------------------|--------------|-------------------|-------|------------------------------|--------------|------|
| | (INPUT) | (001701) | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | |
| f _{max} | | | 150 | | 150 | | 150 | | 150 | | MHz |
| t _{pd} | CLK | Q | 1 | 6.5 | 1 | 4.3 | 1 | 4.9 | 1.5 | 4.5 | ns |
| t _{en} | ŌĒ | Q | 1 | 6.7 | 1 | 4.7 | 1 | 5.3 | 1.5 | 4.6 | ns |
| t _{dis} | ŌĒ | Q | 1 | 10.7 | 1 | 5 | 1 | 6.1 | 1.5 | 5.5 | ns |
| t _{sk(o)} | | | | 1 | | 1 | | 1 | | 1 | ns |

Product Folder Links: SN74LVC16374A





7.8 Operating Characteristics

 $T_A = 25$ °C

| PARAMETER | | | TEST CONDITIONS | V _{CC} = 1.8 V TYP | V _{CC} = 2.5 V TYP | V _{CC} = 3.3 V TYP | UNIT | |
|-------------------------------|-------------------------------|------------------|--------------------|--------------------------------|--------------------------------|--------------------------------|------|--|
| 0 | Power dissipation capacitance | Outputs enabled | f 10 MHz | 47 | 52 | 58 | ~F | |
| C _{pd} per flip-flop | | Outputs disabled | f = 10 MHz | 21 | 23 | 24 | pF | |


7.9 Typical Characteristics








8 Parameter Measurement Information



| TEST | S1 |
|------------------------------------|-------------------|
| t _{PLH} /t _{PHL} | Open |
| t_{PLZ}/t_{PZL} | V _{LOAD} |
| t _{PHZ} /t _{PZH} | GND |

50 pF

INPUT R_{L} V_{Δ} v_{cc} V_{M} V_{LOAD} C_L ۷ı t_r/t_f ν_{cc} 1.8 V ± 0.15 V v_{cc} ≤2 ns V_{CC}/2 30 pF 1 $k\Omega$ 0.15 V v_{cc} v_{cc} **500** Ω 0.15 V 2.5 V ± 0.2 V ≤**2** ns V_{CC}/2 30 pF **500** Ω 2.7 V 2.7 V ≤2.5 ns 1.5 V 6 V 50 pF 0.3 V 3.3 V ± 0.3 V 2.7 V ≤2.5 ns 1.5 V 6 V 500 Ω 0.3 V



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR≤ 10 MHz, Z_O = 50 Ω.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit and Voltage Waveforms

Submit Documentation Feedback

Copyright © 2003-2014, Texas Instruments Incorporated



9 Detailed Description

9.1 Overview

This 16-bit edge-triggered D-type flip-flop is designed for 1.65-V to 3.6-V V_{CC} operation.

The SN74LVC16374A device is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. The device can be used as two 8-bit flip-flops or one 16-bit flip-flop. On the positive transition of the clock (CLK) input, the Q outputs of the flip-flop take on the logic levels set up at the data (D) inputs.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pull-up components.


OE does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pull-up resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of this device as a translator in a mixed 3.3-V/5-V system environment.

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

9.2 Functional Block Diagram



9.3 Feature Description

- Wide operating voltage range
 - Operates from 1.65 V to 3.6 V
- Allows down voltage translation
 - Inputs accept voltages to 5.5 V
- I_{off} feature allows voltages on the inputs and outputs when V_{CC} is 0 V

9.4 Device Functional Modes

Table 3. Function Table (Each Flip-Flop)

| | INPUTS | OUTPUT | |
|----|----------|--------|-------|
| OE | CLK | Q | |
| L | 1 | Н | Н |
| L | ↑ | L | L |
| L | H or L | Χ | Q_0 |
| Н | X | Χ | Z |

Copyright © 2003–2014, Texas Instruments Incorporated



10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

The SN74LVC16374A is a high-drive CMOS device that can be used for a multitude of bus interface type applications where the data needs to be retained or latched. It can produce 24 mA of drive current at 3.3 V; therefore, making it ideal for driving multiple outputs and good for high speed applications up to 150 MHz. The inputs are 5.5-V tolerant allowing the device to translate down to $V_{\rm CC}$.

10.2 Typical Application




Figure 4. Typical Application Diagram

10.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads, so routing and load conditions should be considered to prevent ringing.


10.2.2 Detailed Design Procedure

- 1. Recommended input conditions
 - Rise time and fall time specs: See ($\Delta t/\Delta V$) in the *Recommended Operating Conditions* table.
 - Specified High and low levels: See (V_{IH} and V_{IL}) in the Recommended Operating Conditions table.
 - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid V_{CC}.
- 2. Recommend output conditions
 - Load currents should not exceed 50 mA per output and 100 mA total for the part.
 - Outputs should not be pulled above V_{CC}.



Typical Application (continued)

10.2.3 Application Curves



11 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the *Recommended Operating Conditions* table.

Each V_{CC} pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1 μ F bypass capacitor is recommended. If there are multiple V_{CC} pins, 0.01 μ F or 0.022 μ F is recommended for each power pin. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. A 0.1 μ F and 1 μ F are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

12 Layout

12.1 Layout Guidelines

When using multiple bit logic devices inputs should not ever float.

In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Specified in Figure 6 are the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC} ; whichever makes more sense or is more convenient. It is generally acceptable to float outputs unless the part is a transceiver.

12.2 Layout Example




Figure 6. Layout Diagram



13 Device and Documentation Support

13.1 Trademarks

Widebus is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

13.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 17-Jun-2025

PACKAGING INFORMATION

| Orderable part number | Status | Material type | Package Pins | Package qty Carrier | RoHS | Lead finish/ | MSL rating/ | Op temp (°C) | Part marking |
|-----------------------|--------|---------------|------------------|-----------------------|------|---------------|--------------------|--------------|--------------|
| | (1) | (2) | | | (3) | Ball material | Peak reflow | | (6) |
| | | | | | | (4) | (5) | | |
| 74LVC16374ADGGRG4 | Active | Production | TSSOP (DGG) 48 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LVC16374A |
| 74LVC16374ADGGRG4.B | Active | Production | TSSOP (DGG) 48 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LVC16374A |
| SN74LVC16374ADGGR | Active | Production | TSSOP (DGG) 48 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LVC16374A |
| SN74LVC16374ADGGR.B | Active | Production | TSSOP (DGG) 48 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LVC16374A |
| SN74LVC16374ADGVR | Active | Production | TVSOP (DGV) 48 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LD374A |
| SN74LVC16374ADGVR.B | Active | Production | TVSOP (DGV) 48 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LD374A |
| SN74LVC16374ADL | Active | Production | SSOP (DL) 48 | 25 TUBE | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LVC16374A |
| SN74LVC16374ADL.B | Active | Production | SSOP (DL) 48 | 25 TUBE | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LVC16374A |
| SN74LVC16374ADLR | Active | Production | SSOP (DL) 48 | 1000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LVC16374A |
| SN74LVC16374ADLR.B | Active | Production | SSOP (DL) 48 | 1000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LVC16374A |
| SN74LVC16374ADLRG4 | Active | Production | SSOP (DL) 48 | 1000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LVC16374A |
| SN74LVC16374ADLRG4.B | Active | Production | SSOP (DL) 48 | 1000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LVC16374A |

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM

www.ti.com 17-Jun-2025

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TAPE AND REEL INFORMATION



TAPE DIMENSIONS KO P1 BO W Cavity A0

| A0 | Dimension designed to accommodate the component width |
|----|---|
| В0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|--------------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| 74LVC16374ADGGRG4 | TSSOP | DGG | 48 | 2000 | 330.0 | 24.4 | 8.6 | 13.0 | 1.8 | 12.0 | 24.0 | Q1 |
| SN74LVC16374ADGGR | TSSOP | DGG | 48 | 2000 | 330.0 | 24.4 | 8.6 | 13.0 | 1.8 | 12.0 | 24.0 | Q1 |
| SN74LVC16374ADGVR | TVSOP | DGV | 48 | 2000 | 330.0 | 16.4 | 7.1 | 10.2 | 1.6 | 12.0 | 16.0 | Q1 |
| SN74LVC16374ADLR | SSOP | DL | 48 | 1000 | 330.0 | 32.4 | 11.35 | 16.2 | 3.1 | 16.0 | 32.0 | Q1 |
| SN74LVC16374ADLRG4 | SSOP | DL | 48 | 1000 | 330.0 | 32.4 | 11.35 | 16.2 | 3.1 | 16.0 | 32.0 | Q1 |



www.ti.com 24-Jul-2025




*All dimensions are nominal

| 7 til dilliciolorio die Homilia | | | | | | | |
|---------------------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| 74LVC16374ADGGRG4 | TSSOP | DGG | 48 | 2000 | 356.0 | 356.0 | 45.0 |
| SN74LVC16374ADGGR | TSSOP | DGG | 48 | 2000 | 356.0 | 356.0 | 45.0 |
| SN74LVC16374ADGVR | TVSOP | DGV | 48 | 2000 | 353.0 | 353.0 | 32.0 |
| SN74LVC16374ADLR | SSOP | DL | 48 | 1000 | 356.0 | 356.0 | 53.0 |
| SN74LVC16374ADLRG4 | SSOP | DL | 48 | 1000 | 356.0 | 356.0 | 53.0 |

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TUBE



*All dimensions are nominal

| Device | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | T (µm) | B (mm) |
|-------------------|--------------|--------------|------|-----|--------|--------|--------|--------|
| SN74LVC16374ADL | DL | SSOP | 48 | 25 | 473.7 | 14.24 | 5110 | 7.87 |
| SN74LVC16374ADL.B | DL | SSOP | 48 | 25 | 473.7 | 14.24 | 5110 | 7.87 |

DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.


B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194



SMALL OUTLINE PACKAGE



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)


- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.


B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

DL (R-PDSO-G48)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated