SLLS185D - DECEMBER 1994 - REVISED JULY 2001

	Meets or Exceeds the Requirements of ANSI TIA/EIA-232-F and ITU V.28	DW OR N PACKAGE (TOP VIEW)					
	Designed to Support Data Rates up to 120 kbit/s Over 3-m Cable	V <sub>DD</sub> [ 1RA [	1 2	16 15	V <sub>CC</sub>		
• [	ESD Protection Exceeds 5 kV on All Pins	1DY		1	1DA		
•	Flow-Through Design	2RA	4	13	2RY		
• \	Wide-Driver Supply Voltage ±7.5 V to	2DY [	5	12	2DA		
	±15 V	3RA	6	11	3RY		
• 1	Functionally Interchangeable With Motorola	3DY [	7	10	3DA		
	MC145406 and Texas Instruments	V <sub>SS</sub> [	8	9	] GND		

#### description

SN75C1406

MC145406 and Texas Instruments

The TL145406 is a bipolar device containing three independent drivers and receivers that are used to interface data terminal equipment (DTE) with data circuit-terminating equipment (DCE). The drivers and receivers of the TL145406 are similar to those of the SN75188 quadruple driver and SN75189A quadruple receiver, respectively. The pinout matches the flow-through design of the SN75C1406 to reduce the board space required and to allow easy interconnection. The bipolar circuits and processing of the TL145406 provide a rugged low-cost solution for this function at the expense of guiescent power and external passive components relative to the SN75C1406.

The TL145406 complies with the requirements of TIA/EIA-232-F and ITU (formerly CCITT) V.28 standards. These standards are for data interchange between a host computer and peripheral at signaling rates up to 20 kbit/s. The switching speeds of the TL145406 are fast enough to support rates up to 120 kbit/s with lower capacitive loads (shorter cables). Interoperability at the higher signaling rates cannot be assured unless the designer has design control of the cable and of the interface circuits at both ends. For interoperability at signaling rates to 120 kbit/s, use of TIA/EIA-423-B (ITU V.10) and TIA/EIA-422-B (ITU V.11) standards is recommended.

The TL145406 is characterized for operation from 0°C to 70°C.

#### **AVAILABLE OPTIONS**

	PACKA	GED DEVICES
TA	PLASTIC	PLASTIC
	DIP (N)	SMALL OUTLINE (DW)
0°C to 70°C	TL145406N	TL145406DW


The DW package also is available taped and reeled. Add the suffix R to the device type (e.g., TL145406DWR).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



### logic symbol<sup>†</sup>



<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

# logic diagram (positive logic)


#### **Typical of Each Receiver**



#### **Typical of Each Driver**




# schematic (each driver)



Resistor values shown are nominal.



### schematic (each receiver)



Resistor values shown are nominal.

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage (see Note 1): V <sub>CC</sub>	10 V
V <sub>DD</sub>	
V <sub>SS</sub>	–15 V
Input voltage range: Driver	–15 V to 7 V
Receiver	-30 V to 30 V
Driver output voltage range	. –15 V to 15 V
Receiver low-level output current	20 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 2): DW package	57°C/W
N package	67°C/W
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C
Storage temperature range, T <sub>stg</sub>	-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltages are with respect to the network ground terminal.

<sup>2.</sup> The package thermal impedance is calculated in accordance with JESD 51-7.

# TL145406 TRIPLE RS-232 DRIVERS/RECEIVERS

SLLS185D - DECEMBER 1994 - REVISED JULY 2001

# recommended operating conditions

			MIN	NOM	MAX	UNIT
$V_{DD}$	Supply voltage		7.5	9	15	V
VSS	Supply voltage		-7.5	-9	-15	V
Vcc	Supply voltage		4.5	5	5.5	V
VIH	High-level input voltage (driver only)	1.9			V	
VIL	Low-level input voltage (driver only)			8.0	V	
		river		-6		A
ЮН	High-level output current Receive	eceiver			-0.5	mA
		river			6	4
lOL	Low-level output current Receiver				16	mA
TA	Operating free-air temperature		0		70	°C

# supply currents

	PARAMETER		TEST CC	NDITIONS		MIN	TYP	MAX	UNIT	
	Supply current from $V_{\mbox{\scriptsize DD}}$			$V_{DD} = 9 V$ ,	$V_{SS} = -9 V$			15		
		All inputs at 1.9 V,	No load	$V_{DD} = 12 V$ ,	$V_{SS} = -12 \text{ V}$			19		
I <sub>DD</sub>				$V_{DD} = 15 V$ ,	$V_{SS} = -15 \text{ V}$			25		
		All inputs at 0.8 V,		$V_{DD} = 9 V$ ,	$V_{SS} = -9 V$			4.5	mA	
			No load	$V_{DD} = 12 V$ ,	$V_{SS} = -12 \text{ V}$			5.5	5.5	
				$V_{DD} = 15 V$ ,	$V_{SS} = -15 \text{ V}$			9	3	
		All inputs at 1.9 V,	No load	$V_{DD} = 9 V$ ,	$V_{SS} = -9 V$			-15		
				$V_{DD} = 12 V$ ,	$V_{SS} = -12 \text{ V}$			-19		
۱.				$V_{DD} = 15 V$ ,	$V_{SS} = -15 \text{ V}$			-25		
ISS	Supply current from V <sub>SS</sub>		No load	$V_{DD} = 9 V$ ,	$V_{SS} = -9 V$			-3.2	mA	
		All inputs at 0.8 V,		$V_{DD} = 12 V$ ,	$V_{SS} = -12 \text{ V}$			-3.2	]	
				$V_{DD} = 15 V$ ,	$V_{SS} = -15 \text{ V}$			-3.2		
ICC	Supply current from V <sub>CC</sub>	All inputs at 5 V,	No load,	$V_{CC} = 5 V$			13.2	20	mA	



#### **DRIVER SECTION**

# electrical characteristics over recommended operating free-air temperture range, $V_{DD}$ = 9 V, $V_{SS}$ = -9 V, $V_{CC}$ = 5 V (unless otherwise noted)

	PARAMETER		TEST CONDITION	s	MIN	TYP	MAX	UNIT
Vон	High-level output voltage	V <sub>IL</sub> = 0.8 V,	$R_L = 3 \text{ k}\Omega$ ,	See Figure 1	6	7.5		V
VOL	Low-level output voltage (see Note 3)	V <sub>IH</sub> = 1.9 V,	$R_L = 3 \text{ k}\Omega$ ,	See Figure 1		-7.5	-6	V
lΗ	High-level input current	V <sub>I</sub> = 5 V,	See Figure 2				10	μΑ
IIL	Low-level input current	$V_{I} = 0,$	See Figure 2				-1.6	mA
los(H)	High-level short-circuit output current (see Note 4)	V <sub>IL</sub> = 0.8 V,	$V_O = 0$ or $V_{SS}$ ,	See Figure 1	-4.5	-10	-19.5	mA
IOS(L)	Low-level short-circuit output current	V <sub>IH</sub> = 2 V,	$V_O = 0$ or $V_{DD}$ ,	See Figure 1	4.5	10	19.5	mA
rO	Output resistance (see Note 5)	$V_{CC} = V_{DD} = V_{SS} = 0, V_{O} = -2 V \text{ to } 2 V$						Ω

- NOTES: 3. The algebraic convention, where the more positive (less negative) limit is designated as maximum, is used in this data sheet for logic levels only (e.g., if –10 V is maximum, the typical value is a more negative voltage).
  - 4. Output short-circuit conditions must maintain the total power dissipation below absolute maximum ratings.
  - 5. Test conditions are those specified by TIA/EIA-232-F and as listed above.

# switching characteristics, $V_{CC} = 5 \text{ V}$ , $V_{DD} = 12 \text{ V}$ , $V_{SS} = -12 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tPLH	Propagation delay time, low- to high-level output	$R_L = 3 \text{ k}\Omega$ to 7 k $\Omega$ , $C_L = 15 \text{ pF}$ , See Figure 3		315	500	ns
tPHL	Propagation delay time, high- to low-level output	$R_L = 3 \text{ k}\Omega$ to 7 k $\Omega$ , $C_L = 15 \text{ pF}$ , See Figure 3		75	175	ns
	Transition time, low- to high-level output	$R_L = 3 \text{ k}\Omega$ to 7 k $\Omega$ , $C_L = 15 \text{ pF}$ , See Figure 3		60	100	ns
tTLH		$R_L$ = 3 kΩ to 7 kΩ, $C_L$ = 2500 pF, See Figure 3 and Note 6		1.7	2.5	μs
		$R_L = 3 \text{ k}\Omega$ to 7 k $\Omega$ , $C_L = 15 \text{ pF}$ , See Figure 3		40	75	ns
<sup>t</sup> THL	Transition time, high- to low-level output	$R_L = 3 \text{ k}\Omega$ to 7 k $\Omega$ , $C_L = 2500 \text{ pF}$ , See Figure 3 and Note 7		1.5	2.5	μs

NOTES: 6. Measured between -3-V and 3-V points of the output waveform (TIA/EIA-232-F conditions). All unused inputs are tied.

7. Measured between 3-V and -3-V points of the output waveform (TIA/EIA-232-F conditions). All unused inputs are tied.



### **RECEIVER SECTION**

### electrical characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST C	ONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
\/-	Decisive acing three held value	Coo Figure 5	T <sub>A</sub> = 25°C	1.75	1.9	2.3	V
V <sub>IT+</sub>	Positive-going threshold voltage	See Figure 5	$T_A = 0$ °C to $70$ °C	1.55		2.3	٧
VIT-	Negative-going threshold voltage			0.75	0.97	1.25	V
V <sub>hys</sub>	Input hysteresis (V <sub>IT+</sub> - V <sub>IT-</sub> )			0.5			V
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	Liber level entent velte re	0.5	V <sub>IH</sub> = 0.75 V	2.6	4	5	V
VOH	High-level output voltage	$I_{OH} = -0.5 \text{ mA}$	Inputs open	2.6			٧
VOL	Low-level output voltage	I <sub>OL</sub> = 10 mA,	V <sub>I</sub> = 3 V		0.2	0.45	V
	High level input augreent	V <sub>I</sub> = 25 V,	See Figure 5	3.6		8.3	~ ^
lН	High-level input current	$V_I = 3 V$ ,	See Figure 5	0.43			mA
1	Low-level input current	$V_1 = -25 V$ ,	See Figure 5	-3.6		-8.3	mA
'IL	Low-level input current	$V_{I} = -3 V$ ,	See Figure 5	-0.43			IIIA
los	Short-circuit output current				-3.4	-12	mA

<sup>&</sup>lt;sup>†</sup> All typical values are at  $T_A = 25^{\circ}C$ ,  $V_{CC} = 5$ ,  $V_{DD} = 9$  V, and  $V_{SS} = -9$  V.

# switching characteristics, $V_{CC}$ = 5 V, $V_{DD}$ = 12 V, $V_{SS}$ = -12 V, $T_A$ = 25°C

	PARAMETER	TE	ST CONDITIO	MIN	TYP	MAX	UNIT	
tpLH	Propagation delay time, low- to high-level output	$C_L = 50 \text{ pF},$	$R_L = 5 \text{ k}\Omega$ ,	See Figure 6		107	425	ns
tPHL	Propagation delay time, high- to low-level output	$C_L = 50 \text{ pF},$	$R_L = 5 \text{ k}\Omega$ ,	See Figure 6		42	150	ns
tTLH	Transition time, low- to high-level output	$C_L = 50 \text{ pF},$	$R_L = 5 \text{ k}\Omega$ ,	See Figure 6		175	400	ns
tTHL	Transition time, high- to low-level output	$C_L = 50 pF$ ,	$R_L = 5 \text{ k}\Omega$ ,	See Figure 6		16	60	ns

### PARAMETER MEASUREMENT INFORMATION




Figure 1. Driver Test Circuit for  $V_{OH}, V_{OL}, I_{OS(H)},$  and  $I_{OS(L)}$ 





Figure 2. Driver Test Circuit for I<sub>IH</sub> and I<sub>IL</sub>

### PARAMETER MEASUREMENT INFORMATION



NOTES: A. CL includes probe and jig capacitance.

B. The pulse generator has the following characteristics:  $t_W$  = 25  $\mu$ s, PRR = 20 kHz,  $Z_O$  = 50  $\Omega$ ,  $t_f$  =  $t_f$  < 50 ns.

Figure 3. Driver Test Circuit and Voltage Waveforms





Figure 4. Receiver Test Circuit for IOS



for V<sub>IT</sub>, V<sub>OH</sub>, and V<sub>OL</sub>

 $V_{DD}$ Input **Pulse** Generator (see Note B) (see Note A) ۷ss **TEST CIRCUIT VOLTAGE WAVEFORMS** 


NOTES: A. C<sub>I</sub> includes probe and jig capacitance.


B. The pulse generator has the following characteristics:  $t_W$  = 25  $\mu$ s, PRR = 20 kHz,  $Z_O$  = 50  $\Omega$ ,  $t_\Gamma$  =  $t_f$  < 50 ns.


Figure 6. Receiver Propagation and Transition Times




### TYPICAL CHARACTERISTICS












#### **TYPICAL CHARACTERISTICS**








NOTE A: This figure shows the maximum amplitude of a positive-going pulse that, starting from 0, does not cause a change of the output level.

Figure 13





SLLS185D - DECEMBER 1994 - REVISED JULY 2001

### **APPLICATION INFORMATION**

Diodes placed in series with the  $V_{DD}$  and  $V_{SS}$  leads protect the TL145406 during the fault condition in which the device outputs are shorted to  $\pm 15$  V and the power supplies are at low. Diodes also provide low-impedance paths to ground (see Figure 15).




Figure 15. Power-Supply Protection to Meet Power-Off Fault Conditions of ANSI TIA/EIA-232-F







10-Jun-2014

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TL145406DW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	TL145406	Samples
TL145406DWE4	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	TL145406	Samples
TL145406DWG4	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	TL145406	Samples
TL145406DWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	TL145406	Samples
TL145406N	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	TL145406N	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



### **PACKAGE OPTION ADDENDUM**

10-Jun-2014

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION


www.ti.com 14-Jul-2012

### TAPE AND REEL INFORMATION

#### **REEL DIMENSIONS**



#### **TAPE DIMENSIONS**



A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


#### TAPE AND REEL INFORMATION

#### \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TL145406DWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 14-Jul-2012




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TL145406DWR	SOIC	DW	16	2000	367.0	367.0	38.0

# N (R-PDIP-T\*\*)

# PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



DW (R-PDSO-G16)

### PLASTIC SMALL OUTLINE




NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AA.



# DW (R-PDSO-G16)

# PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom Amplifiers amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID <u>www.ti-rfid.com</u>

OMAP Applications Processors <u>www.ti.com/omap</u> TI E2E Community <u>e2e.ti.com</u>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>