

STP1612PW05

16-channel LED driver with 16-bit PWM, 8-bit gain and full LED error detection

Preliminary data


Features

- 16 constant current output channels
- Supply voltage: 3.3 V or 5 V
- Two PWM selectable counters 12/16-bit of grayscale
- Selectable enhanced PWM for ghost effect reduction
- Open and short LED detection
- 8-bit current gain control by means of 256 steps in two selectable ranges
- Single resistor to set the current from 3 mA to 60 mA
- Programmable progressive output delay
- Thermal protection and thermal flag
- UVLO
- Schmitt trigger input
- Selectable 16-bit or 256-bit serial data-in format
- Max clock frequency: 30 MHz
- ESD protection 2.5 kV HBM, 200 V MM
- Drop-in compatible with STP16CP\S\DP05 series
- Available in high thermal efficiency TSSOP exposed pad

Applications

- Video display LED panels
- RGB backlighting
- Special lighting

Table 1. Device summary



Description

The STP1612PW05 is a 16-channel constant current sink LED driver. The maximum output current value for all the 16 channels is set by a single resistor from 3 mA to 60 mA. The device features 8-bit gain (256 steps) for global LED brightness adjustment with two selectable ranges. This function is accessible via a serial interface. The device has an individual adjustable PWM brightness control for each output channel. The PWM counters are selectable via a serial interface with 4096 or 65536 steps (12 or 16 bit). The STP1612PW05 also provides enhanced pulse-width modulation counting algorithms called e-PWM to reduce flickering effects (ghost visual effects) improving the overall image quality. The device has a dual size 16-bit or 256-bit shift register. All the control and the shift register read back data are accessible via serial interface. The STP1612PW05 has the capability to detect open and short LED failure and overtemperature, reporting the status through SPI line. The device guarantees a 20 V output driving capability. allowing the user to connect more LEDs in series.

Order code	Order code Package	
STP1612PW05QTR	QFN-24	4000 parts per reel
STP1612PW05MTR	SO-24	1000 parts per reel
STP1612PW05TTR	TSSOP24	2500 parts per reel
STP1612PW05XTTR	TSSOP24 exposed pad	2500 parts per reel

February 2011 Doc ID 15819 Rev 5 1/41

Contents STP1612PW05

Contents

1	Block diagram 4
2	Summary description 5
	2.1 Pin connection and description
3	Electrical ratings 7
	3.1 Absolute maximum ratings
	3.2 Thermal data 7
	3.3 Recommended operating conditions
4	Electrical characteristics 9
5	Timing waveform
6	Principle of operation
7	Configuration register
8	Grey scales data loading
9	Setting the PWM gray scale counter
	9.1 PWM data synchronization
0/8	9.2 Synchronization for PWM counting
105	Error detection conditions
11	Setting output current
12	Constant current
13	Current gain adjustment
14	Delay time of staggered output
15	Thermal protection


STP1612PW05	Contents

16	Time-out alert of GCLK disconnection
17	Application information
	17.1 LED supply voltage (VLED)
	17.2 Setting grayscale brightness
	17.3 Multi device application
18	Package mechanical data
19	Revision history
	Obsolete,
	Product(s)
0/050	Package mechanical data

Block diagram STP1612PW05

1 Block diagram

Figure 1. Block diagram



2 Summary description

Table 2. Typical current accuracy at 5 V


Output voltage	Current accuracy Between ICs	Output current	V _{DD}	temp.
≥ 1.0	± 6%	15 to 60	5 V	25 °C
≥ 0,2	± 6%	3 to 15	5 V	25 0

Table 3. Typical current accuracy at 3.3 V

Output voltage		Current accuracy	Output current	V	temp.
	Output voltage	Between ICs		V _{DD}	temp.
	≥ 1.0	± 6%	15 to 60	3.3 V	25 °C
	≥ 0,3	± 6%	3 to 15	3.3 V	25 0
005018	ite Prodi	ct(s)	Olosolle		

2.1 Pin connection and description

Figure 2. Pin connection



Note: The exposed pad should be electrically connected to a metal land electrically isolated or connected to ground

Table 4. Pin description

	Pin n°	Symbol	Name and function
	1	GND	Ground terminal
	2	SDI	Serial data input terminal
	3	CLK	Clock input terminal used to shift data on rising edge and carries command information when LE is asserted.
	4	LE	Data strobe terminal and controlling command with CLK
	5-20	OUT 0-15	Output terminals
cole	21	PWCLK	Gray scale clock terminal. Reference clock for grey scale PWM counter.
000	22	SDO	Serial data out terminal
O'	23	R-EXT	Input terminal of an external resistor for constant current programing
	24	V_{DD}	Supply voltage terminal

STP1612PW05 Electrical ratings

3 Electrical ratings

3.1 Absolute maximum ratings

Stressing the device above the rating listed in the *Table 5* may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 5. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{DD}	Supply voltage	0 to 7	V
V _O	Output voltage	-0.5 to 20	V
Io	Output current	60	mA
V _I	Input voltage	-0.4 to V _{DD}	V
I _{GND}	GND terminal current	1300	mA
f _{CLK}	Clock frequency	50	MHz
T _J	Junction temperature range (1)	-40 to + 170	°C

^{1.} Such absolute value is based on the thermal shutdown protection.

3.2 Thermal data

Table 6. Thermal data

	Symbol	Parameter		Value	Unit
\ (T _A	Operating free-air temperature range	Э	-40 to +125	°C
	T _{J-OPR}	Operating thermal junction temperat	-40 to +150	°C	
	T _{STG}	Storage temperature range		-55 to +150	°C
R _{thJA} Thermal resistance junction-ambient ⁽¹⁾		The surred we sinks up a jump this is	SO-24	42.7	°C/W
			TSSOP24	55	°C/W
	ambient ⁽¹⁾	TSSOP24 ⁽²⁾ Exposed pad	37.5	°C/W	
			QFN-24	55	°C/W

^{1.} According to Jedec standard 51-7B

^{2.} The exposed pad should be soldered directly to the PCB to realize the thermal benefits.

Electrical ratings STP1612PW05

3.3 Recommended operating conditions

Table 7. Recommended operating conditions at 25 °C

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V_{DD}	Supply voltage		3.0	-	5.5	V
V _O	Output voltage			-	20	V
I _O	Output current, OUTn		3	-	60	mA
I _{OH,SDO}	Output current, SDO			-	+1	mA
I _{OL,SDO}	Output current, SDO			-	-1	mA
V _{IH}	Input voltage		0.7 V _{DD}	-	V _{DD}	V
V _{IL}	Input voltage		GND	-	0.3 V _{DD}	٧
t _{wLAT}	LE pulse width		20	- 21	70.	ns
t _{wCLK}	CLK pulse width		10	100		ns
t _{wEN}	PWCLK pulse width	V _{DD} = 3.3 V to 5.0 V	20	-		ns
t _{SETUP(D)}	Setup time for DATA	V _{DD} = 3.3 V to 3.0 V	5	-		ns
t _{HOLD(D)}	Hold time for DATA	7/6	5	-		ns
t _{SETUP(L)}	Setup time for LATCH	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	5	-		ns
f _{CLK}	Clock frequency	Cascade operation (1)		-	30	MHz

If the device is connected in cascade, it may not be possible achieve the maximum data transfer. Please considered the timings carefully.

4 Electrical characteristics

 V_{DD} = 3.3 V \pm 10%, V_{DD} = 5 V \pm 10%, T_{A} = 25 °C unless otherwise specified

Table 8. Electrical characteristics

Symbol	Cr	naracteristics	Test conditions	Min.	Тур.	Max.	Unit
Vo	Maximum o	utput voltage	OUT0 ~ OUT15			20	٧
I _{OUT}		OUT0~OUT115	V _O = 2V	3		60	
I _{OH,SDO}	Output current	SDO				-8	mA
I _{OL,SDO}		SDO				8	
V _{IH}	Input voltage	e "H" level		0.7 * V _{DD}		V_{DD}	٧
V _{IL}	Input voltage	e "L" level		GND	11	0.3 * V _{DD}	V
I _{OH}	Output leak	age current	V _O = 20 V	. (70,	1	μΑ
V _{OL}	Output volta	ao 200	I _{OL} = +8 mA	01		0.4	V
V _{OH}	Output voita	ige 3DO	I _{OH} = -8 mA	V _{DD} - 0.4			٧
dl _{OUT1}	Current aka	w (channel)	$I_{OUT} = 3\text{mA}, V_O = 0.3\text{V},$ $R_{EXT} = 238.2\text{k}\Omega$		±1.5	±3	%
dl _{OUT1}	Current skew (channel)		I_{OUT} = 20mA, V_{O} = 1V, R_{EXT} = 34.7k Ω		±1.5	±3	/ 0
dl _{OUT2}	Current also	w (IC)	I_{OUT} = 3mA, V_{O} = 0.3V, R_{EXT} = 238.2k Ω			. 6	9/
dl _{OUT2}	Current ske	w (IC)	I_{OUT} = 20mA, V_{O} = 1V, R_{EXT} = 34.7k Ω		±3	±6	%
%/dV _O	Output curre regulation	ent vs. output voltage	V_O within 1.0 V and 3.0 V, R_{ext} = 34.7 k Ω @ 20 mA		± 0.1	± 0.5	%/V
%/dV _{DD}	Output curre regulation	ent vs. supply voltage	V _{DD} within 4.5 V and 5.5 V		± 1.0	± 5.0	%/V
R _{IN(down)}	Pull-down re	esistor	LE	150	200	250	kΩ
I _{DD(off) 1}			R _{ext} = Open, OUT0 ~ OUT15 = Off		8	11	
I _{DD(off) 2}	Supply curre	ent "Off"	$\frac{I_O = 3 \text{ mA},}{OUT0} \sim \overline{OUT15} = Off$		8.5	11	
I _{DD(off) 3}			$\frac{I_O = 60 \text{ mA},}{OUT0} \sim \overline{OUT15} = Off$		11	15	mA
I _{DD(on) 1}	Supply curre	ont "On"	$\frac{I_O = 3 \text{ mA},}{OUT0} \sim \overline{OUT15} = On$		8	11.5	
I _{DD(on) 2}	Зирріу сипе	oni On	$\frac{I_O = 60 \text{ mA},}{OUT0} \sim \frac{OUT15}{OUT15} = On$		11.5	15	

Electrical characteristics STP1612PW05




Figure 3. Test circuit for electrical characteristics

10/41 Doc ID 15819 Rev 5

Table 9. Switching characteristics ($V_{DD} = 5.0 \text{ V}$) $T_A = -40 \sim 125 \,^{\circ}\text{C}$

Symbol	Characteristics	Condition	ons	Min.	Тур.	Max.	Unit
t _{SU0}		SDI - CLK↑		1			ns
t _{SU1}	Setup time	LE↑ – DCLK↑		1			ns
t _{SU2}		LE ↓– DCLK ↑		5			ns
t _{H0}	- Hold time	CLK↑ - SDI		3			ns
t _{H1}	Tiold time	CLK↑ - LE↓		7			ns
t _{PD0}	_	CLK - SDO	V _{DD} = 5.0 V		30	40	ns
t _{PD1}	Propagation delay time	PWCLK-OUTn4 (1)	$V_{IH} = V_{DD}$ $V_{IL} = GND$		100		ns
t _{PD2}		LE – SDO ⁽²⁾	$R_{\text{ext}} = 460 \Omega$		30	40	ns
t _{DL1}		OUTn4 + 1 ⁽¹⁾	$V_{LED} = 4.5 V$ $R_{L} = 152 \Omega$		40		ns
t _{DL2}	Stagger delay time	OUTn4 + 2 ⁽¹⁾	CL = 10 pF		80		ns
t _{DL3}		OUTn4 +3 ⁽¹⁾	C1 = 100 nF C2 = 10 μF	01/	120		ns
t _{w(L)}		LE	I _O = 20 mA	5			ns
t _{w(CLK)}	Pulse width	CLK	10,10	20			ns
t _{w(PWCLK)}		PWCLK	0/0	20			ns
t _{ON}	Output rise time of			10		ns	
t _{OFF}	Output fall time of	output ports			6		ns
t _{EDD}	Error detection m	inimum duration ⁽³⁾			1		μs

^{1.} Refer to the timing waveform, where n = 0, 1, 2, 3.

477

^{2.} In timing of "read configuration" and "read error status code", the next CLK rising edge should be t_{PD2} after the falling edge of LE.

^{3.} Refer to Figure 5 on page 13.

STP1612PW05 **Electrical characteristics**

Switching characteristics (V_{DD} = 3.3 V) Table 10.

Symbol	Characteristics	Condition	ons	Min.	Тур.	Max.	Unit
t _{SU0}		SDI - DCLK↑		1			ns
t _{SU1}	Setup time	LE↑ – DCLK↑		1			ns
t _{SU2}		LE ↓– DCLK ↑		5			ns
t _{H0}	- Hold time	CLK↑ - SDI		3			ns
t _{H1}	Hold time	CLK↑ - LE↓		7			ns
t _{PD0}		CLK - SDO	V _{DD} = 3.3 V		45	40	ns
t _{PD1}	Propagation delay time	PWCLK-OUTn4 ⁽¹⁾	$V_{IH} = V_{DD}$ $V_{II} = GND$		120		ns
t _{PD2}		LE - SDO ⁽²⁾	$R_{\text{ext}} = 460 \Omega$		45	40	ns
t _{DL1}		OUTn4 + 1 ⁽¹⁾	$V_{LED} = 4.5 \text{ V}$		40	0//	ns
t _{DL2}	Stagger delay time	OUTn4 + 2 ⁽¹⁾	$R_L = 152 \Omega$ CL = 10 pF		80		ns
t _{DL3}		OUTn4 +3 ⁽¹⁾	C1 = 100 nF	2//	120		ns
t _{w(L)}		LE	C2 = 10 μF	5			ns
t _{w(CLK)}	Pulse width	CLK	10,10	20			ns
t _{w(PWCLK)}		PWCLK	O/O	20			ns
t _{ON}	Output rise time of	output ports			11.6		ns
t _{OFF}	Output fall time of	output ports			7		ns
t _{DEC}	Error detection dur	ation			0.5	1	μs

Refer to the timing waveform *Figure 4*, where n = 0, 1, 2, 3.

Function Generator OUT 15 SDO R-EXT GND waveform $V_{IL}=GND$.


Figure 4. Test circuit for switching characteristics

In timing of "read configuration" and "read error status code", the next CLK rising edge should be t_{PD2} after the falling edge of LE.

STP1612PW05 **Timing waveform**

Timing waveform 5






6 Principle of operation

Table 11. Control command

	Signa	ls combination	Description
Command name	LE	Number of CLK rising edge when LE is asserted	The action after a falling edge of LE
Data latch	High	1	Serial data are transferred to the buffers
Global latch	High	2 or 3	Buffer data are transferred to the comparators
Read configuration	High	4 or 5	Move out "configuration register" to the shift register
Enable "error detection"	High	6 or 7	Detect the status of each output's LED
Read "error status code"	High	8 or 9	Move out "error status code" of 16 outputs to the shift registers
Write configuration	High	10 or 11	Serial data are transferred to the "configuration register"
Reset to 16-bit shift register length	High	12 or 13	Set to 16-bit the shift register length
ate Produ	cile		





5/

7 Configuration register

Table 12. Configuration register

Bit	Attribute	Definition	Value	Function	Default value
15	Read/Write	Shift register	0	16 bit shift register	0
15	neau/vviile	length	1	256 bit shift register	U
14	Read	Thermal error	0	Temperature OK	0
17	rieau	flag	1	Over temperature (>150°C typ.)	
13	Read/Write	PWM counter	0	12 bit Grayscale PWM counter	(2)
10	riead/vvrite	(12/16 bit)	1	16 bit Grayscale PWM counter	
			00	64 times of MSB ⁽¹⁾ 6-bit PWM counting plus once of LSB ⁽¹⁾ 6-bit PWM	
12-11	Read/Write	PWM counting mode	01	16 times of MSB 6-bit PWM counting by 1/4 PWCLK plus once of LSB 6-bit PWM counting	11
		selection	10	4 times of MSB 6-bit PWM counting by 1/16 PWCLK plus once of LSB 6-bit PWM counting	
			11	PWM counting	
40	D 1044 '	PWM data	0	Auto-synchronization	
10	Read/Write	synchronizatio n mode	1,6	Manual synchronization	1
9-2	Read/Write	Current gain adjustment	00000000 ~ 111111111	Adjust the current value set by R-EXT over 256 steps	8b 10101011
		Thermal	0	Disable	
1	Read/Write	Shutdown function	1	Enable ⁽²⁾ (output channels OFF if temperature overcomes 150°C)	0
		Time-out alert	0	Enable ⁽³⁾	
000	Read/Write	for PWCLK disconnection	1	Disable	0

^{1.} Please refer to "setting the PWM counting mode" section.

^{2.} Please refer to "TSD" thermal error flag and thermal shutdown "section.

^{3.} Please refer to "time-out alert of PWCLK disconnection" section.

8 Grey scales data loading

The STP1612PW05 is able to manage a gray-scale depth of 12 or 16 bits for each output, exploiting an e-PWM algorithm.

The bit D of the configuration register is used to select the grey-scale loading. Its value can be set to "0" for 12 bits or "1" for 16 bits. By default, D is set to "0".


Loading of the data is performed through the serial input on a dedicated buffer and two different methods can be used.

With both methods, the first incoming data packet is relative to the output 15; the following packet is relative to the output 14 and so on up to the output 0.

If F="0", when a data packet has been loaded, the latch signal (LE) must become active for one CLK cycle (data latch). When the last data packet, relative to the output 0, has been loaded, the latch signal must be active for two CLK cycles (global latch) and all the data will be transferred to the e-PWM registers starting from the MSB.

If F="1" all data packets (12 or 16 bits x16) are loaded and then the global latch signal must be active and all the data will be transferred to the e-PWM registers starting from the MSB.






Setting the PWM gray scale counter 9

STP1612PW05 provides a 12-bit or 16-bit PWM color depth. Each serial data input will be implemented according to the e-PWM algorithm.

9.1 PWM data synchronization

STP1612PW05 defines the different counting algorithms that support e-PWM, technology, (scrambled PWM). With e-PWM, the total PWM cycles can be broken down into MSB (most significant bits) and LSB (least significant bits) of gray scale cycles, and the MSB information can be dithered across many refresh cycles to achieve overall same high bit resolution. STP1612PW05 also allows changing different counting algorithms and provides the best output linearity when there are fewer transitions of output.



9.2 Synchronization for PWM counting

The data synchronization between the incoming data flow and the output channels is managed through the bit A within the configuration register.

If the bit A is set to "0" the device performs itself the data synchronization: when all the new data are loaded with a "global latch", the device wait until all the PWM counter completes the counting cycle before updating them with the new data, at the next CLK rising edge.

Conversely, if bit A is set to "1" (default), the data synchronization is not performed by the device and is managed by the microcontroller, which has to take care of the data and signals. If this is not done, there might be artefacts on the output image.

Figure 9. Synchronization for PWM counting





Figure 10. Without synchronization for PWM counting



Error detection conditions 10

The STP1612PW05 can detect open channels (OD) and LED short-circuits (SD).

The detection circuitry performs open- and short-circuit detection simultaneously and needs that all channels must be on. However the short test duration (0.5 µs typ) does not impact the image quality.

According to *Table 11*, the command "Enable Error Detection" starts the diagnostic process. After 0.5 µs (typ) the faults detection has already been carried out and, through the command "Read Error Status Code", the status is available on the serial output (SDO).

A bit set to "1" in the Error Status Code represents a channel considered good, whereas a "0" represents a failed output (open/short).

Figure 11 describes the error detection process.

"Enable Error Detection" "Read Error Status Code" command command from SDI **ERROR STATUS CODE** detection of faulty channels (typ 0.5µs)

Figure 11. Error detection process

SW-3a

detected

The Table 13 and Figure 12 explains the fault conditions detected by the diagnostic circuitry and how the detection is performed.


SW-1 or Open line or output short to GND => l_{ODEC} ⊴0.5 x l_O SW-3b detected SW-2 or Short on LED or short to V-LED $==> V_O \ge 2.3 V$

Table 13. Detection conditions (V_{DD} = 3.3 to 5 V temp. range -40 to 125 °C)

Note: Where: I_O = the output current programmed by the R_{EXT}, I_{ODEC} = the detected output current in detection mode

Figure 12. Detection circuit

Obsolete Product(s)




11 Setting output current

The output current (I_{OUT}) is set by an external resistor, R_{ext}.

It is calculated from the equation:

$$V_{R-EXT} = 1.24 \text{ x G}; I_{OUT} = (V_{R-EXT}/R_{ext}) \text{ x 560}$$

Whereas R_{ext} is the resistance of the external resistor connected to R-EXT terminal and V_{R-EXT} is its voltage. G is the digital current gain, which is set by the bit9 – bit2 of the configuration register. The default value of G is 1. For your information, the output current is about 20 mA when R_{ext} = 34.70 k Ω and 10 mA when R_{ext} = 69.6 k Ω if G is set to default value 1. The formula and setting for G are described in next section.






Table 14. Rext vs output current (1)

	lout (mA)	Rext (kΩ)
	3	238.2
16	5	142.2
105011	10	69.6
0/02	20	34.70
0.	30	22.94
	50	13.72
	60	11.40
	80	8.63

1. $T_A = 25$ °C, $V_{dd} = 3.3$ V; 5.0 V, $V_{Led} = 3.0$ V, $V_{drop} = 1.5$ V, HC = 0101011 (default)

STP1612PW05 **Constant current**

12 Constant current

The STP1612PW05 assures nearly no variation in current both from channel to channel and from IC to IC.

The typical variation of the current between channels of the same IC is ±1.5%, whereas the variation between ICs is around ±3%.

Moreover the current characteristic of the output stage is flat (see Figure 14 and Figure 15). This contributes to keep the current constant regardless of the variation of the LEDs forward voltage (V_F) and consequently guarantees uniformity of brightness.






Figure 14. I_{OUT}vs voltage drop across current generators (3.3 V supply voltage)






The typical characteristics in Figure 14 and Figure 15 also show the minimum voltage drop required to assure that the current generators regulate the desired current.

This must be taken into account when choosing the suitable value of the LED supply voltage (see dedicated section).

13 Current gain adjustment

Figure 16. Gain vs DA6 - DA0



The bit 9 to bit 2 of the configuration register set the gain of output current, i.e., G. Being 8-bit in total, ranging from 8'b000000000 to 8'b111111111, these bits allow the user to set the output current gain up to 256 levels. These bits can be further defined in the configuration register as follows:

Configuration register

MSB				-11/											LSB
F	Е	D	С	В	Α	9	8	7	6	5	4	3	2	1	0
-	-	- 0		-	-	HC	DA6	DA5	DA4	DA3	DA2	DA1	DA0	1	-

- 1. Bit 9 is HC bit. The setting is in the low current range when HC=0, and in the high current range when HC=1.
- 2. Bit 8 to bit 2 are DA6 ~ DA0.

The relationship between these bits and current gain G is:

$$HC = 1, D = (256G-128)/3$$

$$HC = 0$$
, $D = (1024G-128)/3$

and D in the above decimal numeration can be converted to its equivalent in binary form by the following equation:

$$D = DA6x2^{6} + DA5x2^{5} + DA4x2^{4} + DA3x2^{3} + DA2x2^{2} + DA1x2^{1} + DA0x2^{0}$$

In other words, these bits can be looked as a floating number with 1-bit exponent HC and 7-bit mantissa DA6~DA0.

For example,

HC = 1, G = 1.25, D = (256x1.25-128)/3 = 64

the D in binary form would be:

 $D = 64 = 1x2^{6} + 0x2^{5} + 0x2^{4} + 0x2^{3} + 0x2^{2} + 0x2^{1} + 0x2^{0}$

The bit 9 to bit 2 of the configuration register are set to 8'b1100,0000.

Delay time of staggered output 14

This feature prevents large inrush current from the power line and reduces the bypass capacitors.

The outputs are organized in four groups OUT4n, OUT4n+1, OUTn4+2, OUT4n+3 and each group has 40 ns delay between the previous one.

E.g.: OUT4n has no delay, OUTn4+1 has 40ns delay, OUTn4+2 has 80ns delay, OUTn4+3 osolete has 120 ns delay.

Thermal protection 15


Thermal flag provides an indication about the status of the junction temperature. When the junction temperature reaches 150 °C the bit E of the configuration register is set to "1", signaling dangerous operating condition. This flag is useful when thermal shutdown function is disabled.

The thermal shutdown function, if activated by configuration register (bit "1" set to 1), turnsoff all output channels if the junction exceeds 150 °C. As soon as the junction temperature is below 140 °C the outputs channels will be turned ON. In thermal shutdown mode, the digital core is active and data flow is guaranteed.

16 Time-out alert of GCLK disconnection

When the PWCLK signal is disconnected for around 1 second, all output ports will be turned off automatically. This function will protect the LED display system from staying ON indefinitely and prevent excessive current from damaging the power system. The default is set to 'enable" when bit "0" of the Configuration Register is 0. When the PWCLK is active again and new serial data are moved in, the driver resumes to work after resetting the internal counters and comparators.

Figure 17. Time-out alert application scheme



26/41 Doc ID 15819 Rev 5

Application information 17

17.1 LED supply voltage (VLED)

The choice of the LED supply voltage (VLED) must be carried out considering several parameters:

- The voltage drop across current generators (V_O), which must be enough to guarantee the desired current (see Figure 14 and Figure 15)
- The maximum LED forward voltage (V_{E,max})
- The maximum power that can be dissipated by the package under the application ambient conditions
- The accuracy of the supply voltage itself (VLED can vary in a range and the minimum value should be considered)

Therefore the minimum LED supply voltage can be calculated as:

$$V_{LED,min} = V_{O,typ} + V_{F,max}$$

 $V_{LED,min} = V_{O,typ} + V_{F,max}$ e higher ** The LED supply voltage should be higher than $V_{\text{LED,min}}$ (to consider any fluctuation of the involved parameters) but not too high in order to keep low the power dissipation:

$$P_{D} = V_{DD} \cdot I_{DD} + \sum_{i=1}^{16} V_{O,i} \cdot I_{CHi} \cdot D_{i}$$

where D_i is the duty cycle of the channel i.

In particular the power dissipation should be kept below the maximum power dissipation, defined as:

$$P_{D,max} = \frac{\left(T_{j} - T_{a}\right)}{\theta_{ja}}$$

yosolete To summarize, the choice of the proper power supply must be a trade-off between the correct value that assures the desired LED current and low power dissipation.

> In RGB application, there can be a significant variability of the LEDs forward voltage (e.g. red LEDs have a lower forward voltage compared to green and blue ones).

In this case the supply voltage must be chosen high enough to correctly switch on the LEDs with the highest forward voltage (green or blue). However this supply voltage is higher than the voltage required by red LEDs. Thus, the excess of voltage in the lines with red LEDs drops on the current generators, bringing to an increase of the power dissipation and loss of efficiency.

Moreover the extra-voltage across the red LEDs driving generators could cause an erroneous shorted LED condition detection.

To avoid these drawbacks, two different approaches are possible:

Figure 18 shows an application with only one voltage rail (VLED). A resistor in series to each red LEDs is added. In this way, the voltage excess drops across the resistor instead of dropping across the current generators. This solution implies a significant reduction of the power dissipated by the chip. However the total power dissipation does not change and a remarkable part of the power is still wasted on the series resistor.

This not only affects the efficiency, but also raises the cost of the system due to the need to dissipate the generated heat.

Figure 18. Solution with single supply voltage




Figure 19 shows a solution with two separate voltage rails: one for blue and green LEDs (VLED) and one for red LEDs (VLED_RED), which can be derived from the former (e.g. simply using a voltage regulator). This solution is by far the most advantageous in terms of power dissipation. Voltage rails are tailored to the type of LEDs they drive and the wasted power is significantly reduced as well as the heat produced.




Figure 19. Solution with separated supply voltage for red LEDs

17.2 Setting grayscale brightness

As explained in section 8, the brightness of each channel can be adjusted using 12 or 16 bit per channel PWM control scheme, resulting in respectively 4095 or 65535 steps, from 0% to 100% brightness.

The brightness level of each output can be calculated as:

$$Brightness\% = \frac{GS_{value,n}}{GS_{max}} \cdot 100$$

Where $GS_{value,n}$ is the programmed grayscale value for OUTn (n from 0 to 15), which can be up to 4095 or 65535, whereas GS_{max} is the maximum grayscale value programmable: 4095 (12bit) or 65535 (16bit).

So, once the brightness level for the channel n is defined, according to the bit "D" of the configuration register (see section 8), the $GS_{value,n}$ can be calculated. Then, converting this value into a binary word, the correct string to load into the register is achieved (see *Figure 20*).


Figure 20. Example of brightness setting

17.3 Multi device application

In a typical application several devices are used to drive the LEDs.

In this case more STP1612PW05 can be connected together in a daisy chain configuration as shown in *Figure 21*.

Figure 21. STP1612PW05 in daisy chain configuration



18 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

Table 15.	TSSOP24 med	shaniaal data	
Table 13).	LOOUPZ4 IIIEU	Juanicai Gala	

Dim.		mm.			inch	
Dim.	Min.	Тур	Max.	Min.	Тур.	Max.
Α			1.1			0.043
A1	0.05		0.15	0.002		0.006
A2		0.9			0.035	,
b	0.19		0.30	0.0075	0,	0.0118
С	0.09		0.20	0.0035		0.0079
D	7.7		7.9	0.303		0.311
E	4.3		4.5	0.169		0.177
е		0.65 BSC	1050		0.0256 BSC	
Н	6.25		6.5	0.246		0.256
K	0°		8°	0°		8°
L	0.50	5	0.70	0.020		0.028

Figure 22. TSSOP24 package dimensions




Table 16. TSSOP24 tape and reel

Dim.		mm.			inch	
Dim.	Min.	Тур	Max.	Min.	Тур.	Max.
Α		-	330		-	12.992
С	12.8	-	13.2	0.504	-	0.519
D	20.2	-		0.795	-	
N	60	-		2.362	-	
Т		-	22.4		-	0.882
Ao	6.8	-	7	0.268	-	0.276
Во	8.2	-	8.4	0.323	-	0.331
Ko	1.7	-	1.9	0.067		0.075
Ро	3.9	-	4.1	0.153	40,	0.161
Р	11.9	-	12.1	0.468	(O)	0.476

Figure 23. TSSOP24 reel dimensions




Table 17. SO-24 mechanical data

Dim		mm.			inch	
Dim.	Min.	Тур	Max.	Min.	Тур.	Max.
Α	2.35		2.65	2.36		2.5
A1	0.1		0.3	0.12	0.15	0.18
В	0.33		0.51	0.375	0.4	0.425
С	0.23		0.32			0.292
D ⁽¹⁾	15.2		15.6	15.43	15.46	15.49
Е	7.4		7.6	7.52	7.55	7.58
е		1.27			1.27	15
Н	10		10.65	10.2	10.3	10.4
h	0.25		0.75		0.35	
L	0.4		1.27	0.6	(0)	0.75
k	0		8	2	4	6
ddd			0.1	10		0.06

^{1.} Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.15mm per side.

PLANE 0,25 mm GAGE SEATING PLANE \bigcirc Α1 $_{\Omega}$ Φ = **=** Josole te = ppp = PIN 1 IDENTIFICATION

Figure 24. SO-24 package dimensions

34/41 Doc ID 15819 Rev 5

Table 18. SO-24 tape and reel

Dim		mm.			inch	
Dim.	Min.	Тур	Max.	Min.	Тур.	Max.
А		-	330		-	12.992
С	12.8	-	13.2	0.504	-	0.519
D	20.2	-		0.795	-	
N	60	-		2.362	-	
Т		-	30.4		-	1.197
Ao	10.8	-	11.0	0.425	-	0.433
Во	15.7	-	15.9	0.618	-	0.626
Ko	2.9	-	3.1	0.114		0.122
Po	3.9	-	4.1	0.153	40,	0.161
Р	11.9	-	12.1	0.468	10à	0.476

Figure 25. SO-24 reel dimensions




Table 19. TSSOP24 exposed pad

Dim		mm			inch	
Dim.	Min.	Тур.	Max.	Min.	Тур.	Max.
Α			1.2			0.047
A1			0.15		0.004	0.006
A2	0.8	1	1.05	0.031	0.039	0.041
b	0.19		0.30	0.007		0.012
С	0.09		0.20	0.004		0.0089
D	7.7	7.8	7.9	0.303	0.307	0.311
D1	4.7	5.0	5.3	0.185	0.197	0.209
Е	6.2	6.4	6.6	0.244	0.252	0.260
E1	4.3	4.4	4.5	0.169	0.173	0.177
E2	2.9	3.2	3.5	0.114	0.126	0.138
е		0.65		76	0.0256	
K	0°		8°	0°		8°
L	0.45	0.60	0.75	0.018	0.024	0.030

Figure 26. TSSOP24 package dimensions




Table 20. QFN24 (4x4) mechanical data

Dim. — A A1	0.00 0.18 3.9 2.6 3.9 2.6	mm. Typ 0.50	Max. 1.00 0.05 0.30 4.1 2.8 4.1 2.8	Min. 0.0 7.1 153.5 76.8 153.5 76.8	mils Typ.	Max. 39.4 2.0 11.8 161.4 88.6 161.4 88.6
A A1 b D D2 E E2 e	0.00 0.18 3.9 2.6 3.9 2.6	0.50	1.00 0.05 0.30 4.1 2.8 4.1 2.8	0.0 7.1 153.5 76.8 153.5 76.8	19.7	39.4 2.0 11.8 161.4 88.6 161.4 88.6
A1 b D D2 E E2 e	0.18 3.9 2.6 3.9 2.6	0.50	0.05 0.30 4.1 2.8 4.1 2.8	7.1 153.5 76.8 153.5 76.8	19.7	2.0 11.8 161.4 88.6 161.4 88.6
b D D2 E E2 e	0.18 3.9 2.6 3.9 2.6	0.50	0.30 4.1 2.8 4.1 2.8	7.1 153.5 76.8 153.5 76.8	19.7	11.8 161.4 88.6 161.4 88.6
D D2 E E2 e	3.9 2.6 3.9 2.6	0.50	4.1 2.8 4.1 2.8	153.5 76.8 153.5 76.8	19.7	161.4 88.6 161.4 88.6
D2 E E2 e	2.6 3.9 2.6	0.50	2.8 4.1 2.8	76.8 153.5 76.8	19.7	88.6 161.4 88.6
E E2 e	3.9	0.50	4.1 2.8	153.5 76.8	19.7	161.4 88.6
E2 e	2.6	0.50	2.8	76.8	19.7	88.6
е		0.50			19.7	
e L	0.40	0.50	0.60	15.7	19.7	23.6
L	0.40		0.60	15.7	0900	23.6
				P	0,	
*ePro	duct	(5))05°			


D \triangleright ш ☐ aaa C 2x △ aaa C 2x TOP VIEW // ccc C v SIDE VIEW O.08 C e NX Ь obsolete Prodi **E**2 18 Pin#1 ID NX L D2 BOTTOM VIEW

Figure 27. QFN24 (4x4) mechanical drawing

38/41 Doc ID 15819 Rev 5

Tape & Reel QFNxx/DFNxx (4x4) MECHANICAL DATA

DIM.	mm.			inch		
	MIN.	TYP	MAX.	MIN.	TYP.	MAX.
Α			330			12.992
С	12.8		13.2	0.504		0.519
D	20.2			0.795		
N	99		101	3.898		3.976
Т			14.4			0.567
Ao		4.35			0.171	1151
Во		4.35			0.171	CIL
Ко		1.1			0.043).
Ро		4			0.157	
Р		8			0.315	



Revision history STP1612PW05

19 Revision history

Table 21. Document revision history

Date	Revision	Changes		
17-Jun-2009	1	Initial release.		
10-Aug-2009	2	Updated Section 9.2 on page 19 and Table 11 on page 14		
29-Oct-2009	3	Updated: Figure 2 on page 6 and Table 20 on page 37 Added: Figure 17 on page 26		
18-Dec-2009	4	Updated Section 11 on page 22		
08-Feb-2011	5	Updated Table 17 on page 33 and Figure 24 on page 34		
18-Dec-2009 4 Updated Section 11 on page 22 08-Feb-2011 5 Updated Table 17 on page 33 and Figure 24 on page 34				

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2011 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

