

January 1989

Features

- This Circuit is Processed in Accordance to Mil-Std-883 and is Fully Conformant Under the Provisions of Paragraph 1.2.1.
- Low On Resistance (Max.)400 Ω
- Wide Analog Signal Range $\pm 15V$
- TTL/CMOS Compatible2.4V (Logic "1")
- Access Time (Max.)1000ns
- 44V Maximum Power Supply
- Break-Before-Make Switching
- No Latch-up
- Replaces DG506A/DG506AA and DG507A/DG507AA

Applications

- Data Acquisition Systems
- Precision Instrumentation
- Demultiplexing
- Selector Switch


Description

These monolithic CMOS multiplexers each include an array of sixteen analog switches, a digital decode circuit for channel selection, voltage reference for logic thresholds, and an ENABLE input for device selection when several multiplexers are present.


The Dielectric Isolation (DI) process used in fabrication of these devices eliminates the problem of latchup. Also, DI offers much lower substrate leakage and parasitic capacitance than conventional junction isolated CMOS. The switching threshold for each digital input is established by an internal +5V reference, providing a guaranteed minimum 2.4V for logic "1" and maximum 0.8V for logic "0". This allows direct interface without pullup resistors to signals from most logic families: CMOS, TTL, DTL and some PMOS. For protection against transient overvoltage, the digital inputs include a series 200 Ω resistor and diode clamp to each supply. The HI-506/883 is a sixteen channel single-ended multiplexer, and the HI-507/883 is an eight channel differential version. If input overvoltage protection is needed, the HI-546/833 or HI-547/883 multiplexers are recommended. For further information see Application Notes 520 and 521.

Pinouts


HI1-506/883 (CERAMIC DIP)
TOP VIEW




HI1-507/883 (CERAMIC DIP)
TOP VIEW




HI4-506/883 (CERAMIC LCC)
TOP VIEW



HI4-507/883 (CERAMIC LCC)
TOP VIEW




Functional Diagrams



TRUTH TABLES

HI-506/883

A ₃	A ₂	A ₁	A ₀	EN	"ON" CHANNEL
X	X	X	X	L	None
L	L	L	L	H	1
L	L	L	H	H	2
L	L	H	L	H	3
L	L	H	H	H	4
L	H	L	L	H	5
L	H	L	H	H	6
L	H	H	L	H	7
L	H	H	H	H	8
H	L	L	L	H	9
H	L	L	H	H	10
H	L	H	L	H	11
H	L	H	H	H	12
H	H	L	L	H	13
H	H	L	H	H	14
H	H	H	L	H	15
H	H	H	H	H	16



HI-507/883

A ₂	A ₁	A ₀	EN	"ON" CHANNEL PAIR
X	X	X	L	None
L	L	L	H	1
L	L	H	H	2
L	H	L	H	3
L	H	H	H	4
H	L	L	H	5
H	L	H	H	6
H	H	L	H	7
H	H	H	H	8

Absolute Maximum Ratings

Voltage Between Supply Pins.....	44V
+VSUPPLY to Ground.....	22V
-VSUPPLY to Ground.....	25V
Analog Input Voltage	
+VS.....	+VSUPPLY +2V
-VS.....	-VSUPPLY -2V
Digital Input Voltage	
+VEN, +VA.....	+VSUPPLY +4V
-VEN, -VA.....	-VSUPPLY -4V
or 20mA, whichever occurs first.	
Continuous Current, S or D.....	20mA
Peak Current, S or D	
(Pulsed at 1ms, 10% Duty Cycle Max.).....	40mA
Storage Temperature Range.....	-65°C to +150°C
Lead Temperature (Soldering 10 Seconds).....	275°C

Junction Temperature.....	+175°C
Thermal Resistance, Junction-to-Case (θ_{JC}).....	18°C/W
Ceramic DIP Package.....	20°C/W
Ceramic LCC Package.....	20°C/W
Thermal Resistance, Junction-to-Ambient (θ_{JA}).....	51°C/W
Ceramic DIP Package.....	51°C/W
Ceramic LCC Package.....	74°C/W
Power Dissipation at 75°C	
Ceramic DIP Package.....	1.97W
Ceramic LCC Package.....	1.35W
Power Dissipation Derating Factor (Above +75°C)	
Ceramic DIP Package.....	19.8mW/°C
Ceramic LCC Package.....	13.5mW/°C
ESD Classification.....	≤2000V

Recommended Operating Conditions

Operating Temperature Range.....	-55°C to +125°C
Operating Supply Voltage ($\pm$ VSUPPLY).....	±15V
Analog Input Voltage (VS).....	±VSUPPLY

Logic Low Level (VAL).....	0V to 0.8V
Logic High Level (VAH).....	2.4V to +VSUPPLY
Max RMS Current, S or D.....	8mA

TABLE 1. D.C. ELECTRICAL PERFORMANCE CHARACTERISTICS

Devices Tested at +VSUPPLY = +15V, -VSUPPLY = -15V, VEN = 2.4V, Unless Otherwise Specified.

D.C. PARAMETERS	SYMBOL	CONDITIONS	GROUP A SUBGROUPS	TEMPERATURE	LIMITS		UNITS
					MIN	MAX	
Input Leakage Current	I _{IH}	Measure Inputs Sequentially, Connect All Unused Inputs to GND	1, 2, 3	+25°C, +125°C, -55°C	-1.0	1.0	μA
	I _{IL}		1, 2, 3	+25°C, +125°C, -55°C	-1.0	1.0	μA
Leakage Current Into the Source Terminal of an "OFF" Switch	+I _S (OFF)	VS = +10V, VD = -10V, VEN = 0.8V All Unused Inputs = -10V	1	+25°C	-10	+10	nA
			2, 3	+125°C, -55°C	-50	+50	nA
	+I _S (OFF)	VS = -10V, VD = +10V, VEN = 0.8V All Unused Inputs = +10V	1	+25°C	-10	+10	nA
			2, 3	+125°C, -55°C	-50	+50	nA
Leakage Current Into the Drain Terminal of an "OFF" Switch	+I _D (OFF)	VD = +10V, VEN = 0.8V All Unused Inputs = -10V HI-506/883 HI-507/883	1	+25°C	-10	+10	nA
			2, 3	+125°C, -55°C	-300	+300	nA
	+I _D (OFF)	VD = -10V, VEN = 0.8V All Unused Inputs = +10V HI-506/883 HI-507/883	1	+25°C	-10	+10	nA
			2, 3	+125°C, -55°C	-300	+300	nA
Leakage Current From an "ON" Driver Into the Switch (Drain)	+I _D (ON)	VS = VD = +10V All Unused Inputs = -10V HI-506/883 HI-507/883	1	+25°C	-10	+10	nA
			2, 3	+125°C, -55°C	-300	+300	nA
	+I _D (ON)	VS = VD = -10V All Unused Inputs = +10V HI-506/883 HI-507/883	1	+25°C	-10	+10	nA
			2, 3	+125°C, -55°C	-300	+300	nA
Positive Supply Current	I(+)	VA = 0V, VEN = 2.4V	1, 2, 3	+25°C, +125°C, -55°C		3.0	mA
Negative Supply Current	I(-)	VA = 0V, VEN = 2.4V	1, 2, 3	+25°C, +125°C, -55°C	-1.0		mA
Standby Positive Supply Current	+I _{SBY}	VA = 0V, VEN = 0V	1, 2, 3	+25°C, +125°C, -55°C		3.0	mA
Standby Negative Supply Current	-I _{SBY}	VA = 0V, VEN = 0V	1, 2, 3	+25°C, +125°C, -55°C	-1.0		mA
Switch "ON" Resistance	+R _{DS1}	VS = 10V ID = 1mA	1	+25°C		300	Ω
			2, 3	+125°C, -55°C		400	Ω
	-R _{DS1}	VS = -10V ID = -1mA	1	+25°C		300	Ω
			2, 3	+125°C, -55°C		400	Ω
Logic Level Voltage	VAL	Note 1	1, 2, 3	+25°C, +125°C, -55°C		0.8	V
	VAH	Note 1	1, 2, 3	+25°C, +125°C, -55°C	2.4		V

NOTE 1. Use for forcing conditions for all DC tests unless otherwise specified.

CAUTION: These devices are sensitive to electrostatic discharge. Proper IC handling procedures should be followed.

TABLE 2. A.C. ELECTRICAL PERFORMANCE CHARACTERISTICS

Devices Tested at +V_{SUPPLY} = +15V, -V_{SUPPLY} = -15V, V_{EN} = 2.4V, Unless Otherwise Specified.

A.C. PARAMETERS	SYMBOL	CONDITIONS	SUBGROUP	TEMP	LIMITS		UNITS
					MIN	MAX	
Break-Before-Make Time Delay	t _D	R _L = 200Ω, C _L = 12.5pF	9	+25°C	25		ns
Propagation Delay Times: Address Inputs to I/O Channel Times	t _A	R _L = 10MΩ, C _L = 14pF	9	+25°C		500	ns
			10, 11	+125°C, -55°C		1000	ns
Enable to I/O	t _{ON(EN)}	R _L = 200Ω, C _L = 12.5pF	9	+25°C		500	ns
			10, 11	+125°C, -55°C		1000	ns
	t _{OFF(EN)}	R _L = 200Ω, C _L = 12.5pF	9	+25°C		500	ns
			10, 11	+125°C, -55°C		1000	ns

TABLE 3. ELECTRICAL PERFORMANCE CHARACTERISTICS

Characterized at +V_{SUPPLY} = +15V, -V_{SUPPLY} = -15V, V_{EN} = 2.4V, Unless Otherwise Specified.

PARAMETERS	SYMBOL	CONDITIONS	NOTE	TEMP	LIMITS		UNITS
					MIN	MAX	
Capacitance: Address Input	C _A	V ₊ = V ₋ = 0V f = 1MHz	2	+25°C		12	pF
Capacitance: Output Switch	C _{OS}	V ₊ = V ₋ = 0V f = 1MHz	HI-506/883 2	+25°C		90	pF
			HI-507/883 2	+25°C		50	pF
Capacitance Input Switch	C _{IS}	V ₊ = V ₋ = 0V f = 1MHz	2	+25°C		12	pF
Charge Transfer Error	V _{CTE}	V _S = GND V _{GEN} = 0V to 5V	2	+25°C		10	mV
Off Isolation	V _{ISO}	V _{EN} = 0.8V, R _L = 1kΩ, C _L = 15pF, V _S = 7V _{RMS} , f = 100kHz	2, 3	+25°C	-50		dB

NOTE 2. The parameters listed in this table are controlled via design or process parameters and are not directly tested. These parameters are characterized upon initial design release and upon design changes which would affect these characteristics.
3. Worst case isolation occurs on channel 8B due to proximity of the output pins.


TABLE 4. ELECTRICAL TEST REQUIREMENTS

MIL-STD-883 TEST REQUIREMENTS	SUBGROUPS (SEE TABLES 1, 2 & 3)
Interim Electrical Parameters (Pre-Burn-In)	1
Final Electrical Test Parameters	1*, 2, 3, 9, 10, 11
Group A Test Requirements	1, 2, 3, 9, 10, 11
Groups C & D Endpoints	1


*PDA applies to Subgroup 1 only. No other subgroups are included in PDA.

Test Circuits


INPUT LEAKAGE CURRENT




$I_{D(OFF)}$




$I_{S(OFF)}$




$I_{D(ON)}$




SUPPLY CURRENTS




CHARGE TRANSFER ERROR



R_{DS}





OFF CHANNEL ISOLATION




Switching Waveforms

**BREAK-BEFORE-MAKE
DELAY (t_{OPEN})**





*SIMILAR CONNECTION FOR HI-507/883

**BREAK-BEFORE-MAKE
DELAY (t_{OPEN})**




**ACCESS TIME vs.
LOGIC LEVEL (HIGH)**





*SIMILAR CONNECTION FOR HI-507/883

ACCESS TIME




**ENABLE DELAY
 $t_{ON(EN)}$, $t_{OFF(EN)}$**




*SIMILAR CONNECTION FOR HI-507/883

**ENABLE DELAY
 $t_{ON(EN)}$, $t_{OFF(EN)}$**




Burn-In Circuits



NOTES:

R1, R2 = $10k\Omega \pm 5\%$ 1/2 or 1/4W (per socket)
 C1, C2 = $.01\mu F$ (per socket) or $0.1\mu F$ (per row)
 D1, D2 = IN4002 (or equivalent) (per board)


HI-506/883 HI-507/883 CERAMIC LCC



NOTES:

R1, R2 = $10k\Omega \pm 5\%$ 1/2 or 1/4W (per socket)
 C1, C2 = $.01\mu F$ (per socket) or $0.1\mu F$ (per row)
 D1, D2 = IN4002 (or equivalent) (per board)

TTL REFERENCE CIRCUIT



Die Characteristics

DIE DIMENSIONS: 82 x 129 x 19 mils

METALLIZATION

Type: Al

Thickness: $16\text{k}\text{\AA} \pm 2\text{k}\text{\AA}$

GLASSIVATION

Type: Nitride

Thickness: $7\text{k}\text{\AA} \pm 0.7\text{k}\text{\AA}$

WORST CASE CURRENT DENSITY: $1.4 \times 10^5 \text{ A/cm}^2$

TRANSISTOR COUNT:

HI-506/883 421

HI-507/883 421

PROCESS: CMOS-DI


DIE ATTACH

Material: Gold Silicon Eutectic Alloy

Temperature: Ceramic DIP — 460°C (Max)

Ceramic LCC — 420°C (Max)


Metallization Mask Layout



NOTE: Pad Numbers Correspond to DIP Pin Numbers Only

Packaging†

28 PIN CERAMIC DIP



* INCREASE MAX LIMIT BY .003 INCHES
MEASURED AT CENTER OF FLAT FOR
SOLDER FINISH

LEAD MATERIAL: Type B

LEAD FINISH: Type A

PACKAGE MATERIAL: Ceramic, 90% Alumina

PACKAGE SEAL:

Material: Glass Frit

Temperature: 450°C ± 10°C

Method: Furnace Seal

INTERNAL LEAD WIRE:


Material: Aluminum

Diameter: 1.25 Mil

Bonding Method: Ultrasonic

COMPLIANT OUTLINE: 38510 D-10

28 PAD CERAMIC LCC



PAD MATERIAL: Type C

PAD FINISH: Type A

FINISH DIMENSION: Type A

PACKAGE MATERIAL: Multilayer Ceramic, 90% Alumina

PACKAGE SEAL:

Material: Gold/Tin (80/20)

Temperature: 320°C ± 10°C

Method: Furnace Braze

INTERNAL LEAD WIRE:

Material: Aluminum

Diameter: 1.25 Mil

Bonding Method: Ultrasonic

COMPLIANT OUTLINE: 38510 C-4

NOTE: All Dimensions are Min Max, Dimensions are in inches.

† Mil-M-38510 Compliant Materials, Finishes, and Dimensions.