

# HIGH INPUT VOLTAGE, MICROPOWER SON PACKAGED, 80mA LDO LINEAR REGULATORS



Check for Samples: [TPS715Axx](#)

## FEATURES

- 24V Maximum Input Voltage
- Low 3.2 $\mu$ A Quiescent Current at 80mA
- Stable With Any Capacitor ( $> 0.47\mu$ F)
- 80mA Specified Current
- Available in Fixed and Adjustable (1.2V to 15V) Versions
- Specified Current Limit
- 3mm x 3mm and 2mm x 2mm SON Packages
- –40°C to +125°C Specified Junction Temperature Range
- For MSP430-Specific Output Voltages See the [TPS715xx](#)

## APPLICATIONS

- Ultralow Power Microcontrollers
- Industrial/Automotive Applications
- PDAs
- Portable, Battery-Powered Equipment
- Medical Imaging




## DESCRIPTION

The TPS715Axx low-dropout (LDO) voltage regulators offer the benefits of high input voltage, low-dropout voltage, low-power operation, and miniaturized packaging. The devices, which operate over an input range of 2.5V to 24V, are stable with any capacitor ( $\geq 0.47\mu$ F). The high maximum input voltage combined with excellent power dissipation capability makes this part particularly well-suited to industrial and automotive applications.

A PMOS pass element behaves as a low-value resistor. The low dropout voltage, typically 670mV at 80mA of load current, is directly proportional to the load current. The low quiescent current (3.2 $\mu$ A typically) is nearly constant over the entire range of output load current (0mA to 80mA).

The TPS715Axx is available in 3mm x 3mm package ideal for high power dissipation and small 2mm x 2mm package ideal for handheld and ultra-portable applications. The 3mm x 3mm package is also available as a non-magnetic package for medical imaging applications.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### AVAILABLE OPTIONS<sup>(1)</sup>

PRODUCT	V <sub>OUT</sub> <sup>(2)</sup>
TPS715Axxyyz	XX is nominal output voltage (for example 33 = 3.3V, 01 = Adjustable) YY is Package Designator Z is Package Quantity

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or visit the device product folder at [www.ti.com](http://www.ti.com).
- (2) Custom output voltages from 1.25V to 5.4V in 50mV increments are available on a quick-turn basis for prototyping. Production quantities are available; minimum package order quantities apply. Contact factory for details and availability.

## ABSOLUTE MAXIMUM RATINGS

Over operating temperature range, unless otherwise noted.<sup>(1)</sup>

	TPS715Axx	UNIT
V <sub>IN</sub> range	–0.3 to +24	V
Peak output current	Internally limited	
ESD rating, HBM	2	kV
ESD rating, CDM	500	V
Continuous total power dissipation	See <a href="#">Power Dissipation Rating</a> table	
Junction temperature range, T <sub>J</sub>	–40 to +150	°C
Storage temperature range	–65 to +150	°C

- (1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## POWER DISSIPATION RATING TABLE

BOARD	PACKAGE	R <sub>θJA</sub> °C/W	DERATING FACTOR ABOVE T <sub>A</sub> = +25°C	T <sub>A</sub> ≤ 25°C POWER RATING	T <sub>A</sub> = +70°C POWER RATING	T <sub>A</sub> = +85°C POWER RATING
High-K <sup>(1)</sup>	DRB	40	25.0mW/°C	2.50W	1.38W	1.00W
High-K <sup>(1)</sup>	DRV	65	15.4mW/°C	1.54W	0.85W	0.62W

- (1) The JEDEC High-K (2s2p) board design used to derive this data was a 3 inch × 3 inch, multilayer board with 1 ounce internal power and ground planes and 2 ounce copper traces on top and bottom of the board.


## ELECTRICAL CHARACTERISTICS

Over operating junction temperature range ( $T_J = -40^\circ\text{C}$  to  $+125^\circ\text{C}$ ),  $V_{IN} = V_{OUT(NOM)} + 1\text{V}$ ,  $I_{OUT} = 1\text{mA}$ ,  $C_{OUT} = 1\mu\text{F}$ , unless otherwise noted. The TPS715A01 is tested with  $V_{OUT} = 2.8\text{V}$ . Typical values are at  $T_J = +25^\circ\text{C}$ .

PARAMETER	TEST CONDITIONS	TPS715Axx			UNIT	
		MIN	TYP	MAX		
Input voltage <sup>(1)</sup>	$V_{IN}$	$I_{OUT} = 10\text{mA}$	2.5	24	V	
		$I_{OUT} = 80\text{mA}$	3	24		
Voltage range (TPS715A01)	$V_{OUT}$		1.2	15	V	
Output voltage accuracy <sup>(1)</sup>	TPS715A01	$V_{OUT} + 1.0\text{V} \leq V_{IN} \leq 24\text{V}$ , $1.2\text{V} \leq V_{OUT} \leq 15\text{V}$ , $0 \leq I_{OUT} \leq 80\text{mA}$	$0.96 \times V_{OUT(nom)}$	$1.04 \times V_{OUT(nom)}$	V	
	TPS715A33	$4.3\text{V} < V_{IN} < 24\text{V}$ , $0 \leq I_{OUT} \leq 80\text{mA}$	3.135	3.3		
Output voltage line regulation <sup>(1)</sup>	$\Delta V_{OUT}/\Delta V_{IN}$	$V_{OUT} + 1\text{V} < V_{IN} \leq 24\text{V}$		20	60	mV
Load regulation	$\Delta V_{OUT}/\Delta I_{OUT}$	$I_{OUT} = 100\mu\text{A}$ to $80\text{mA}$		35		mV
Dropout voltage $V_{IN} = V_{OUT(NOM)} - 0.1\text{V}$	$V_{DO}$	$I_{OUT} = 80\text{mA}$		670	1120	mV
Output current limit	$I_{CL}$	$V_{OUT} = 0\text{V}$	160	1100		mA
Ground pin current	$I_{GND}$	$T_J = -40^\circ\text{C}$ to $+85^\circ\text{C}$ , $0\text{mA} \leq I_{OUT} \leq 80\text{mA}$		3.2	4.2	$\mu\text{A}$
		$0\text{mA} \leq I_{OUT} \leq 80\text{mA}$		3.2	4.8	
		$V_{IN} = 24\text{V}$ , $0\text{mA} \leq I_{OUT} \leq 80\text{mA}$			5.8	
Power-supply ripple rejection	PSRR	$f = 100\text{kHz}$ , $C_{OUT} = 10\mu\text{F}$		60		dB
Output noise voltage	$V_{IN}$	$BW = 200\text{Hz}$ to $100\text{kHz}$ , $C_{OUT} = 10\mu\text{F}$ , $I_{OUT} = 50\text{mA}$		575		$\mu\text{Vrms}$

(1) Minimum  $V_{IN} = V_{OUT} + V_{DO}$ , or the value shown for Input voltage, whichever is greater.

## FUNCTIONAL BLOCK DIAGRAM—ADJUSTABLE VERSION



## FUNCTIONAL BLOCK DIAGRAM—FIXED VERSION




Table 1. Pin Descriptions

NAME	TPS715Axx				DESCRIPTION	
	DRB		DRV			
	FIXED	ADJ.	FIXED	ADJ.		
FB		5		4	Adjustable version. This terminal is used to set the output voltage.	
GND	4, Pad	4, Pad	3, Pad	3, Pad	Ground	
NC	2, 3, 5, 6, 7	2, 3, 6, 7	2, 4, 5	2, 5	No connection. May be left open or tied to Ground for improved thermal performance.	
IN	1	1	1	1	Unregulated input voltage.	
OUT	8	8	6	6	Regulated output voltage, any output capacitor $\geq 0.47\mu\text{F}$ can be used for stability.	

## TYPICAL CHARACTERISTICS




Figure 1.




Figure 2.




Figure 3.




Figure 4.




Figure 5.




Figure 6.




Figure 7.




Figure 8.




Figure 9.

## TYPICAL CHARACTERISTICS (continued)




Figure 10.




Figure 11.




Figure 12.





Figure 13.

## APPLICATION INFORMATION

The TPS715Axx family of LDO regulators has been optimized for ultra low-power applications such as the [MSP430](#) microcontroller. Its ultralow supply current maximizes efficiency at light loads, and its high input voltage range makes it suitable for supplies such as unconditioned solar panels.



**Figure 14. Typical Application Circuit (Fixed Voltage Version)**

### External Capacitor Requirements

Although not required, a  $0.047\mu\text{F}$  or larger input bypass capacitor, connected between IN and GND and located close to the device, is recommended to improve transient response and noise rejection of the power supply as a whole. A higher-value input capacitor may be necessary if large, fast-rise-time load transients are anticipated and if the device is located several inches from the power source.

The TPS715Axx requires an output capacitor connected between OUT and GND to stabilize the internal control loop. Any capacitor (including ceramic and tantalum) that is  $\geq 0.47\mu\text{F}$  properly stabilizes this loop.

### Power Dissipation and Junction Temperature

To ensure reliable operation, worst-case junction temperature should not exceed  $+150^\circ\text{C}$ . This restriction limits the power dissipation the regulator can handle in any given application. To ensure the junction temperature is within acceptable limits, calculate the maximum allowable dissipation,  $P_{D(\text{max})}$ , and the actual dissipation,  $P_D$ , which must be less than or equal to  $P_{D(\text{max})}$ .

The maximum-power-dissipation limit is determined using [Equation 1](#):

$$P_{D(\text{max})} = \frac{T_{\text{J max}} - T_A}{R_{\theta JA}} \quad (1)$$

where:

$T_{\text{J max}}$  is the maximum allowable junction temperature.

$R_{\theta JA}$  is the thermal resistance junction-to-ambient for the package (see the [Power Dissipation Rating](#) table).

$T_A$  is the ambient temperature.

The regulator dissipation is calculated using [Equation 2](#):

$$P_D = (V_{\text{IN}} - V_{\text{OUT}}) \times I_{\text{OUT}} \quad (2)$$

Power dissipation resulting from quiescent current is negligible.

### Regulator Protection

The TPS715Axx PMOS-pass transistor has a built-in back diode that conducts reverse current when the input voltage drops below the output voltage (for example, during power-down). Current is conducted from the output to the input and is not internally limited. If extended reverse voltage operation is anticipated, external limiting might be appropriate.

The TPS715Axx features internal current limiting. During normal operation, the TPS715Axx limits output current to approximately 500mA. When current limiting engages, the output voltage scales back linearly until the overcurrent condition ends. Take care not to exceed the power dissipation ratings of the package.

## Programming the TPS715A01 Adjustable LDO Regulator

The output voltage of the TPS715A01 adjustable regulator is programmed using an external resistor divider as shown in [Figure 15](#). The output voltage is calculated using [Equation 3](#):

$$V_{OUT} = V_{REF} \times \left(1 + \frac{R1}{R2}\right) \quad (3)$$

where:

$V_{REF} = 1.205V$  typ (the internal reference voltage)

Resistors R1 and R2 should be chosen for approximately  $1.5\mu A$  divider current. Lower value resistors can be used for improved noise performance, but the solution consumes more power. Higher resistor values should be avoided as leakage current into/out of FB across R1/R2 creates an offset voltage that artificially increases/decreases the feedback voltage and thus erroneously decreases/increases  $V_O$ . The recommended design procedure is to choose  $R2 = 1M\Omega$  to set the divider current at  $1.5\mu A$ , and then calculate R1 using [Equation 4](#):

$$R1 = \left( \frac{V_{OUT}}{V_{REF}} - 1 \right) \times R2 \quad (4)$$




Figure 15. TPS715A01 Adjustable LDO Regulator Programming

## REVISION HISTORY

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

<b>Changes from Revision E (June 2011) to Revision F</b>	<b>Page</b>
• Updated <a href="#">Figure 15</a> .....	8

<b>Changes from Revision D (May, 2007) to Revision E</b>	<b>Page</b>
• Added last Applications bullet .....	1
• Added last sentence to Description section .....	1

## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp (3)	Op Temp (°C)	Top-Side Markings (4)	Samples
TPS715A01DRBR	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ANO	<span style="background-color: red; color: white; padding: 2px;">Samples</span>
TPS715A01DRBRG4	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ANO	<span style="background-color: red; color: white; padding: 2px;">Samples</span>
TPS715A01DRBT	ACTIVE	SON	DRB	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ANO	<span style="background-color: red; color: white; padding: 2px;">Samples</span>
TPS715A01DRBT-NM	ACTIVE	SON	DRB	8	250	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	ANONM	<span style="background-color: red; color: white; padding: 2px;">Samples</span>
TPS715A01DRBTG4	ACTIVE	SON	DRB	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ANO	<span style="background-color: red; color: white; padding: 2px;">Samples</span>
TPS715A01DRVVR	ACTIVE	SON	DRV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	SBE	<span style="background-color: red; color: white; padding: 2px;">Samples</span>
TPS715A01DRVVT	ACTIVE	SON	DRV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	SBE	<span style="background-color: red; color: white; padding: 2px;">Samples</span>
TPS715A30DRVVR	ACTIVE	SON	DRV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	SAV	<span style="background-color: red; color: white; padding: 2px;">Samples</span>
TPS715A30DRVVT	ACTIVE	SON	DRV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	SAV	<span style="background-color: red; color: white; padding: 2px;">Samples</span>
TPS715A33DRBR	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ANN	<span style="background-color: red; color: white; padding: 2px;">Samples</span>
TPS715A33DRBRG4	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ANN	<span style="background-color: red; color: white; padding: 2px;">Samples</span>
TPS715A33DRBT	ACTIVE	SON	DRB	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ANN	<span style="background-color: red; color: white; padding: 2px;">Samples</span>
TPS715A33DRBTG4	ACTIVE	SON	DRB	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ANN	<span style="background-color: red; color: white; padding: 2px;">Samples</span>
TPS715A33DRVVR	ACTIVE	SON	DRV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ANN	<span style="background-color: red; color: white; padding: 2px;">Samples</span>
TPS715A33DRVRG4	ACTIVE	SON	DRV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ANN	<span style="background-color: red; color: white; padding: 2px;">Samples</span>
TPS715A33DRVVT	ACTIVE	SON	DRV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ANN	<span style="background-color: red; color: white; padding: 2px;">Samples</span>
TPS715A33DRVVTG4	ACTIVE	SON	DRV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ANN	<span style="background-color: red; color: white; padding: 2px;">Samples</span>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.



**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**
**REEL DIMENSIONS**

**TAPE DIMENSIONS**


A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS715A01DRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS715A01DRBT	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS715A01DRBT-NM	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS715A01DRVVR	SON	DRV	6	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS715A01DRVVT	SON	DRV	6	250	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS715A30DRVVR	SON	DRV	6	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS715A30DRVVT	SON	DRV	6	250	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS715A33DRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS715A33DRBT	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS715A33DRVVR	SON	DRV	6	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS715A33DRVVT	SON	DRV	6	250	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2


**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS715A01DRBR	SON	DRB	8	3000	367.0	367.0	35.0
TPS715A01DRBT	SON	DRB	8	250	210.0	185.0	35.0
TPS715A01DRBT-NM	SON	DRB	8	250	210.0	185.0	35.0
TPS715A01DRV	SON	DRV	6	3000	195.0	200.0	45.0
TPS715A01DRV	SON	DRV	6	250	195.0	200.0	45.0
TPS715A30DRV	SON	DRV	6	3000	195.0	200.0	45.0
TPS715A30DRV	SON	DRV	6	250	195.0	200.0	45.0
TPS715A33DRBR	SON	DRB	8	3000	367.0	367.0	35.0
TPS715A33DRBT	SON	DRB	8	250	210.0	185.0	35.0
TPS715A33DRV	SON	DRV	6	3000	195.0	200.0	45.0
TPS715A33DRV	SON	DRV	6	250	195.0	200.0	45.0

DRB (S-PVSON-N8)

PLASTIC SMALL OUTLINE NO-LEAD



Bottom View

4203482-2/K 06/12

NOTES:

- All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
- This drawing is subject to change without notice.
- Small Outline No-Lead (SON) package configuration.
- The package thermal pad must be soldered to the board for thermal and mechanical performance.
- See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.

# THERMAL PAD MECHANICAL DATA

DRB (S-PVSON-N8)


PLASTIC SMALL OUTLINE NO-LEAD

## THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at [www.ti.com](http://www.ti.com).

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions

4206340-2/N 09/12


NOTE: All linear dimensions are in millimeters

# LAND PATTERN DATA


DRB (S-PVSON-N8)

PLASTIC SMALL OUTLINE NO-LEAD


Example Board Layout



Example Stencil Design  
0,125mm Stencil Thickness  
(Note E)




Non Solder Mask Defined Pad



Example Solder Mask Opening  
(Note F)

Pad Geometry  
(Note C)

Center Pad Layout  
(Note D)



4207048-2/J 09/12




NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Publication IPC-7351 is recommended for alternate designs.
- This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at [www.ti.com](http://www.ti.com) <<http://www.ti.com>>.
- Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- Customers should contact their board fabrication site for solder mask tolerances.

## MECHANICAL DATA

DRV (S-PWSON-N6)

PLASTIC SMALL OUTLINE NO-LEAD



4206925/E 10/10

NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

C. Small Outline No-Lead (SON) package configuration.

 The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.

## THERMAL PAD MECHANICAL DATA

DRV (S-PWSON-N6)


PLASTIC SMALL OUTLINE NO-LEAD

### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at [www.ti.com](http://www.ti.com).

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions



4206926/N 03/13

NOTE: All linear dimensions are in millimeters



DRV (S-PWSON-N6)

PLASTIC SMALL OUTLINE NO-LEAD

Example Board Layout

Example Stencil Design  
0.125mm Stencil Thickness  
(Note E)

Non Solder Mask Defined Pad

Example  
Solder Mask Opening  
(Note F)Pad Geometry  
(Note C)Center Pad Layout  
(Note D)

4207812/H 09/2013

NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Publication IPC-7351 is recommended for alternate designs.
- This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at [www.ti.com](http://www.ti.com) <<http://www.ti.com>>.
- Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- Customers should contact their board fabrication site for solder mask tolerances.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products	Applications
Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>
DLP® Products	<a href="http://www.dlp.com">www.dlp.com</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>
Clocks and Timers	<a href="http://www.ti.com/clocks">www.ti.com/clocks</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>
RFID	<a href="http://www.ti-rfid.com">www.ti-rfid.com</a>
OMAP Applications Processors	<a href="http://www.ti.com/omap">www.ti.com/omap</a>
Wireless Connectivity	<a href="http://www.ti.com/wirelessconnectivity">www.ti.com/wirelessconnectivity</a>
	<b>TI E2E Community</b>
	<a href="http://e2e.ti.com">e2e.ti.com</a>