

ES_LPC435x/3x/2x/1x Flash

Errata sheet LPC435x/3x/2x/1x flash-based devices

Rev. 4 — 22 July 2013

Errata sheet

Document information

Info	Content
Keywords	LPC4357FET256; LPC4357JET256; LPC4357JBD208; LPC4353FET256; LPC4353JET256; LPC4353JBD208; LPC4337FET256; LPC4337JET256; LPC4337JBD144; LPC4337JET100; LPC4333FET256; LPC4333JET256; LPC4333JBD144; LPC4333JET100; LPC4327JBD144; LPC4327JET100; LPC4325JBD144; LPC4325JET100; LPC4323JBD144; LPC4323JET100; LPC4322JBD144; LPC4322JET100; LPC4317JBD144; LPC4317JET100; LPC4315JBD144; LPC4315JET100; LPC4313JBD144; LPC4313JET100; LPC4312JBD144; LPC4312JET100; Cortex-M4 flash-based devices errata
Abstract	This errata sheet describes both the known functional problems and any deviations from the electrical specifications known at the release date of this document. Each deviation is assigned a number and its history is tracked in a table.



Revision history

Rev	Date	Description
4	20130722	Added USB.1, ISP.1, EMC.1.
3.1	20130416	Added SRAM.1.
3	20130125	Added I2C.1.
2.1	20121123	- Added clarification that this errata applies to flash-based devices only. - Filename changed from ES_LPC435X_3X_2X_1X to ES_LPC435X_3X_2X_1X_FLASH.
2	20121020	- Added PWR.1, IRC.1. - Removed AES.1, ETM.1, RGU.1, SPIFI.1; documented in user manual. - Updated EEPROM.1, C_CAN.1, IBAT.1. - Added LPC432x and LPC431x devices. - Document title changed from ES_LPC4357_53_37_33 to ES_LPC435X_3X_2X_1X.
1.1	20120808	- Added RGU.1 and EEPROM.1. - Corrected C_CAN0/C_CAN1 peripheral assignment.
1	20120717	Initial version.

Contact information

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: salesaddresses@nxp.com

1. Product identification

The LPC435x/3x/2x/1x flash-based devices (hereafter referred to as 'LPC43xx') typically have the following top-side marking:

LPC43xxxxxxxx

xxxxxxxx

xxxYYWWxR[x]

The last/second to last letter in the last line (field 'R') will identify the device revision. This Errata Sheet covers the following revisions of the LPC43xx flash-based devices:

Table 1. Device revision table

Revision identifier (R)	Revision description
'-'	Initial device revision

Field 'YY' states the year the device was manufactured. Field 'WW' states the week the device was manufactured during that year.

2. Errata overview

Table 2. Functional problems table

Functional problems	Short description	Revision identifier	Detailed description
C_CAN.1	Writes to CAN registers write through to other peripherals	'-'	Section 3.1
EEPROM.1	Limited EEPROM retention and endurance	'-' (with date code <1242)	Section 3.2
EMC.1	External Memory Controller clock frequency divide by 2 mode limit	'-'	Section 3.3
I2C.1	In the slave-transmitter mode, the device set in the monitor mode must write a dummy value of 0xFF into the DAT register.	'-'	Section 3.4
ISP.1	'J' command in ISP mode swaps last two items	'-' (with a boot ROM version of 11.2)	Section 3.5
MCPWM.1	MCPWM abort pin not functional	'-'	Section 3.6
PMC.1	PMC.x power management controller fails to wake up from deep sleep, power down, or deep power down	'-'	Section 3.7
SRAM.1	SRAM in deep sleep and power down modes may lose state	'-'	Section 3.8
USB.1	USB0 unable to communicate with low-speed USB peripheral in host mode when using full-speed hub	'-'	Section 3.9

Table 3. AC/DC deviations table

AC/DC deviations	Short description	Product version(s)	Detailed description
IBAT.1	VBAT supply current higher than expected	'-'	Section 4.1
IRC.1	IRC frequency variation higher than expected	'-'	Section 4.2
PWR.1	Higher than expected IO current	'-'	Section 4.3

Table 4. Errata notes table

Errata notes	Short description	Revision identifier	Detailed description
n/a	n/a	n/a	n/a

3. Functional problems detail

3.1 C_CAN.1: Writes to CAN registers write through to other peripherals

Introduction:

Controller Area Network (CAN) is the definition of a high performance communication protocol for serial data communication. The C_CAN controller is designed to provide a full implementation of the CAN protocol according to the CAN Specification Version 2.0B. The C_CAN controller allows to build powerful local networks with low-cost multiplex wiring by supporting distributed real-time control with a very high level of security.

Problem:

On the LPC43xx flash-based devices, there is an issue with the C_CAN controller AHB bus address decoding that applies to both C_CAN controllers. It affects the C_CAN controllers when peripherals on the same bus are used. Writes to the ADC, DAC, I2C, and I2S peripherals can update registers in the C_CAN controller. Specifically, writes to I2C0, MCPWM, and I2S can affect C_CAN1. Writes to I2C1, DAC, ADC0, and ADC1 can affect C_CAN0. The spurious C_CAN controller writes will occur at the address offset written to the other peripherals on the same bus. For example, a write to ADC0 CR register which is at offset 0 in the ADC, will result in the same value being written to the C_CAN0 CNTL register which is at offset 0 in the C_CAN controller. Writes to the C_CAN controller will not affect other peripherals.

Work-around:

Workarounds include: Using a different C_CAN peripheral. Peripherals I2C1, DAC, ADC0, and ADC1 can be used at the same time as C_CAN1 is active without any interference. The I2C0, MCPWM, and I2S peripherals can be used at the same time as C_CAN0 is active without any interference. Another workaround is to gate the register clock to the CAN peripheral in the CCU. This will prevent any writes to other peripherals from taking effect in the CAN peripheral. However, gating the CAN clock will prevent the CAN peripheral from operating and transmitting or receiving messages. This workaround is most useful if your application is modal and can switch between different modes such as an I2S mode and a CAN mode. Another workaround is to avoid writes to the peripherals while CAN is active. For example, the ADC could be configured to sample continuously or when triggered by a timer, before the CAN is configured. Afterwards, C_CAN0 can be used since the ADC will operate without requiring additional writes.

3.2 EEPROM.1: Limited EEPROM retention and endurance

Introduction:

The LPC43xx flash-based devices contain a 16384 byte EEPROM memory with endurance of > 100 k erase / program cycles.

Problem:

On the LPC43xx LBGA flash-based devices with date code <1242, EEPROM endurance and retention may be less than specified. All newer devices will have fully tested EEPROMs.

Work-around:

Using longer EEPROM write times will increase retention.

3.3 EMC.1: External Memory Controller clock frequency divide by 2 mode limit

Introduction:

The LPC43xx parts contain an External Memory Controller (EMC) capable of interfacing to external SDRAM, SRAM, and asynchronous parallel flash memories. The EMC can be configured to operate at the processor core frequency (BASE_M4_CLOCK) or the core frequency divided by 2.

Problem:

When operated in the divide by 2 mode (EMC_CLK_SEL, bit 16 CREG6, Address 0x4004.312C), the duty cycle of the clock is not the typical 50 % which shortens the setup time. This could impact designs with an EMC running faster than 100 MHz in divide by 2 mode (which corresponds to a maximum core frequency of 200 MHz).

Work-around:

If the external bus is running greater than 100 MHz in divide by 2 clock mode, consider the following:

1. When using only one external chip, use the CLK1 or CLK3 pin to drive the SDRAM clock for best performance. CLK0 and CLK2 pins are used for SDRAM read capture feedback clocks and must not be used for any other function.
2. When using two x16 SDRAMs, use the CLK1 pin to drive the clock on SDRAM D15:D0, and CLK3 pin to drive the SDRAM D31:D16. CLK0 and CLK2 pins are used for SDRAM read capture feedback clocks and must not be used for any other function.

3.4 I2C.1: In the slave-transmitter mode, the device set in the monitor mode must write a dummy value of 0xFF into the DAT register

Introduction:

The I2C monitor allows the device to monitor the I2C traffic on the I2C bus in a non-intrusive way.

Problem:

In the slave-transmitter mode, the device set in the monitor mode must write a dummy value of 0xFF into the DAT register. If this is not done, the received data from the slave device will be corrupted. To allow the monitor mode to have sufficient time to process the data on the I2C bus, the device may need to have the ability to stretch the I2C clock. Under this condition, the I2C monitor mode is not 100% non-intrusive.

Work-around:

When setting the device in monitor mode, enable the ENA_SCL bit in the MMCTRL register to allow clock stretching.

Software code example to enable the ENA_SCL bit:

```
LPC_I2C_MMCTRL |= (1<<1); //Enable ENA_SCL bit
```

In the I2C ISR routine, for the status code related to the slave-transmitter mode, write the value of 0xFF into the DAT register to prevent data corruption. In order to avoid stretching the SCL clock, the data byte can be saved in a buffer and processed in the Main loop. This ensures the SI flag is cleared as fast as possible.

Software code example for the slave-transmitter mode:

```
case 0xA8:      // Own SLA + R has been received, ACK returned
case 0xB0:
case 0xB8:      // data byte in DAT transmitted, ACK received
case 0xC0:      // (last) data byte transmitted, NACK received
case 0xC8:      // last data byte in DAT transmitted, ACK received
    DataByte = LPC_I2C->DATA_BUFFER; //Save data. Data can be process in Main loop
    LPC_I2C->DAT = 0xFF;              // Pretend to shift out 0xFF
    LPC_I2C->CONCLR = 0x08;           // clear flag SI
    break;
```


3.5 ISP.1: 'J' command in ISP mode swaps last two items


Introduction:

All LPC43xx parts include a feature called In-System Programming (ISP) which boots up over the UART port and provides a terminal-based communication mechanism to query certain characteristics of the part. One of these is the ability to retrieve the Part Identification number.


Problem:

The 'J' command in ISP mode should return an error code, followed by an ASCII string representation of the part ID, followed by a 0. However what is actually returned is the error code, followed by a 0, followed by an ASCII string representation of the part ID. The problem is the last two items returned are swapped.

Incorrect example:



Correct example:



Work-around:

There is no work-around for this problem.

3.6 MCPWM.1: MCPWM Abort pin is not functional

Introduction:

The Motor Control PWM engine is optimized for three-phase AC and DC motor control applications, but can be used in many other applications that need timing, counting, capture, and comparison. The MCPWM contains a global Abort input that can force all of the channels into a passive state and cause an interrupt.

Problem:

The MCPWM Abort input is not functional.

Work-around:

The MCPWM Abort function can be emulated in software with the use of a non-maskable interrupt combined with an interrupt handler that shuts down the PWM. This will result in a small delay on the order of 50 main clock cycles or about 1/3 of a microsecond at 150 MHz. Alternatively, the State Configurable Timer (SCT) can be configured to implement MCPWM functionality including an Abort input. The SCT can respond to external inputs in one clock cycle.

3.7 PMC.1: PMC.x power management controller fails to wake up from Deep Sleep, Power Down, or Deep Power Down

Introduction:


The PMC implements the control sequences to enable transitioning between different power modes and controls the power state of each peripheral. In addition, wake-up from any of the power-down modes based on hardware events is supported.

Problem:

When the chip is in a transition from active to Deep Sleep, Power Down, or Deep Power Down, wakeup events are not captured and they will block further wakeup events from propagating. The time window for this transition is 6 μ s and is not affected by the chip clock speed. After a wakeup event is received during the PMC transition, the chip can only recover by using an external hardware reset or by cycling power.

Work-around:

Make sure that a wakeup signal is not received during the Deep Sleep, Power Down, or Deep Power Down transition period. An example circuit to work around this could include an external 6 μ s one shot which could be triggered via software using a GPIO line when entering Deep Sleep, Power Down, or Deep Power Down mode. The one-shot's output could be used to gate the wakeup signal(s) to prevent receiving a wakeup signal during the PMC transition period. Depending on the system design, it may also be needed to latch the wakeup signal(s) so that they will still be present after the one-shot's 6 μ s timeout.



3.8 SRAM.1: SRAM in deep sleep and power down modes may lose state

Introduction:

SRAM state is retained in deep sleep and power down modes.

Problem:

Incorrect settings may lead to SRAM state retention loss over time and temperature. This can cause erratic behavior due to SRAM data loss after wakeup from deep sleep mode or power down mode.

Work-around:

Reserved register at 0x4004.3008 bits 17:16 should be set to 0x2 before entering deep sleep mode or power down mode.

```
#define CREG0_008      (0x40043008)
#define PD0_SLEEP0_MODE (0x4004201c)

#define PMC_PWR_DEEP_SLEEP_MODE 0x3F00AA
#define PMC_PWR_POWER_DOWN_MODE 0x3FFCBA

unsigned int regval;

// EXAMPLE 1:
regval = *((unsigned int *) CREG0_008);
regval |= (1 << 17);
regval &= ~(1 << 16);
*((unsigned int *) CREG0_008) = regval;

// prepare for entering deep sleep
*((unsigned int *) PD0_SLEEP0_MODE) = PMC_PWR_DEEP_SLEEP_MODE;

// enter deep sleep
__wfi();

// EXAMPLE 2:
regval = *((unsigned int *) CREG0_008);
regval |= (1 << 17);
regval &= ~(1 << 16);
*((unsigned int *) CREG0_008) = regval;

// prepare for entering power down
*((unsigned int *) PD0_SLEEP0_MODE) = PMC_PWR_POWER_DOWN_MODE;

// enter power down
__wfi();
```

3.9 USB.1: The USB controller USB0 is unable to communicate with a low-speed USB peripheral in host mode when using full-speed hub

Introduction:

The LPC43xx parts include two USB 2.0 controllers that can operate in host mode at high-speed. One of these controllers, USB0, contains an on-chip high-speed UTMI+ compliant transceiver (PHY) which supports high-speed, full-speed, and low-speed USB-compliant peripherals.

Problem:

The USB controller called USB0 is unable to communicate with a low-speed USB peripheral in host mode when there is a full-speed hub directly connected to the USB0 port and a low-speed peripheral is connected in the tree somewhere below this full-speed hub. Only USB0 has this problem; the other USB controller, USB1 does not.

Work-around:

There is no work-around for this problem. It is suggested that the low-speed USB peripheral is either connected directly to USB0 or a high-speed hub is placed between that peripheral and USB0.




Fig 2. Suggested USB0 to low-speed peripheral connections

4. AC/DC deviations detail

4.1 IBAT.1: VBAT supply current higher than expected

Introduction:

The LPC43xx flash-based devices contain a Real-Time Clock which measures the passage of time. The RTC has an ultra-low power design to support battery powered systems with a dedicated battery supply pin.

Problem:

On the LPC43xx flash-based devices, high current consumption of about 70 uA or higher may occur on the VBAT power supply pin due to current drain from the RTC_ALARM and SAMPLE pins.

On the LPC43xx flash-based devices, at temperatures lower than 0 °C, high current consumption up to 25 uA may occur on the VBAT power supply pin while VDD is present if VDD < VBAT. This is seen during Deep Sleep, Power Down, and Deep Power Down modes.

Work-around:

VBAT current consumption due to RTC_ALARM and SAMPLE pins can be lowered significantly by configuring the RTC_ALARM pin and SAMPLE pins as "Inactive" by setting the ALARMCTRL 7:6 field in CREG0 to 0x3 and the SAMPLECTRL 13:12 field in CREG0 to 0x3. These bits persist through power cycles and reset, as long as VBAT is present.

To work-around the current consumption at temperatures less than 0 °C, keep the VBAT voltage less than VDD. For example, use a 3.0 V VBAT voltage with a 3.3 V VDD supply. This also avoids current consumption during active mode which can occur when VBAT > VDD (see datasheet for details).

4.2 IRC.1: IRC frequency variation higher than expected

Introduction:

The IRC is used as the clock source for the WWDT and/or as the clock that drives the PLLs and the CPU. The nominal IRC frequency is 12 MHz. The IRC is trimmed to 1 % accuracy over the entire voltage and temperature range.

Problem:

On LPC43xx flash-based devices, the IRC currently has a non-linear behavior at high temperatures. This results in worse IRC accuracy than specified in the Data Sheet.

Work-around:

Many of the peripherals on these devices require use of an external crystal to meet timing accuracy even at the specified accuracy. The IRC is typically used during boot up and during UART and CAN In-Application Programming. It is recommended to avoid use of UART and CAN IAP at elevated temperatures to ensure accuracy.

Table 5. Errata sheet spec: $\pm 2\%$

$T_{amb} = +55\text{ }^{\circ}\text{C to } +85\text{ }^{\circ}\text{C}; 2.2\text{ V} \leq V_{DD(REG)(3V3)} \leq 3.6\text{ V}$.^[1]

Symbol	Parameter	Conditions	Min	Typ ^[2]	Max	Unit
$f_{osc(RC)}$	internal RC oscillator frequency	-	11.76	12.00	12.24	MHz

Table 6. Errata sheet spec: $\pm 3.5\%$

$T_{amb} = +85\text{ }^{\circ}\text{C to } +105\text{ }^{\circ}\text{C}; 2.2\text{ V} \leq V_{DD(REG)(3V3)} \leq 3.6\text{ V}$.^[1]

Symbol	Parameter	Conditions	Min	Typ ^[2]	Max	Unit
$f_{osc(RC)}$	internal RC oscillator frequency	-	11.58	12.00	12.42	MHz

[1] Parameters are valid over operating temperature range unless otherwise specified.

[2] Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.

4.3 PWR.1: Higher than expected IO current

Introduction:

The LPC43xx flash-based devices contain several low-power modes.

Problem:

On the LPC43xx flash-based devices, high current consumption of about 70 uA or higher may occur on the VDDIO power supply pin in the 256 BGA package.

Work-around:

In Deep Power Down mode the VDDREG, VDDA and VDDIO supplies can be powered off to reduce those supply currents to zero. In other modes no work-around is possible.

5. Errata notes detail

5.1 n/a

6. Legal information

6.1 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

6.2 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or

malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

6.3 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

7. Contents

1	Product identification	3			
2	Errata overview	3			
3	Functional problems detail	5			
3.1	C_CAN.1: Writes to CAN registers write through to other peripherals	5	4	AC/DC deviations detail	14
	Introduction:	5	4.1	IBAT.1: VBAT supply current higher than expected	14
	Problem:	5		Introduction:	14
	Work-around:	5		Problem:	14
3.2	EEPROM.1: Limited EEPROM retention and endurance	6	4.2	Work-around:	14
	Introduction:	6		IRC.1: IRC frequency variation higher than expected	15
	Problem:	6		Introduction:	15
	Work-around:	6		Problem:	15
3.3	EMC.1: External Memory Controller clock frequency divide by 2 mode limit	7	4.3	Work-around:	15
	Introduction:	7		PWR.1: Higher than expected IO current	15
	Problem:	7		Introduction:	15
	Work-around:	7		Problem:	15
3.4	I2C.1: In the slave-transmitter mode, the device set in the monitor mode must write a dummy value of 0xFF into the DAT register	8	5	Work-around:	15
	Introduction:	8	5.1	Errata notes detail	16
	Problem:	8		n/a	16
	Work-around:	8	6	Legal information	17
3.5	ISP.1: 'J' command in ISP mode swaps last two items	9	6.1	Definitions	17
	Introduction:	9	6.2	Disclaimers	17
	Problem:	9	6.3	Trademarks	17
	Work-around:	9	7	Contents	18
3.6	MCPWM.1: MCPWM Abort pin is not functional	10			
	Introduction:	10			
	Problem:	10			
	Work-around:	10			
3.7	PMC.1: PMC.x power management controller fails to wake up from Deep Sleep, Power Down, or Deep Power Down	11			
	Introduction:	11			
	Problem:	11			
	Work-around:	11			
3.8	SRAM.1: SRAM in deep sleep and power down modes may lose state	12			
	Introduction:	12			
	Problem:	12			
	Work-around:	12			
3.9	USB.1: The USB controller USB0 is unable to communicate with a low-speed USB peripheral in host mode when using full-speed hub	13			

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2013.

All rights reserved.

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 22 July 2013

Document identifier: ES_LPC435X_3X_2X_1X_FLASH