

FEATURES

- **70MHz Gain Bandwidth**
- **1000V/ μ s Slew Rate**
- **7.5mA Maximum Supply Current**
- **9nV/ $\sqrt{\text{Hz}}$ Input Noise Voltage**
- **Unity-Gain Stable**
- **C-Load™ Op Amp Drives All Capacitive Loads**
- **1.5mV Maximum Input Offset Voltage**
- **2 μ A Maximum Input Bias Current**
- **350nA Maximum Input Offset Current**
- **50mA Minimum Output Current**
- **$\pm 7.5\text{V}$ Minimum Output Swing into 150 Ω**
- **4.5V/mV Minimum DC Gain, $R_L=1\text{k}$**
- **50ns Settling Time to 0.1%, 10V Step**
- **0.06% Differential Gain, $A_V=2$, $R_L=150\Omega$**
- **0.04° Differential Phase, $A_V=2$, $R_L=150\Omega$**
- **Specified at $\pm 2.5\text{V}$, $\pm 5\text{V}$, and $\pm 15\text{V}$**

APPLICATIONS

- Wideband Amplifiers
- Buffers
- Active Filters
- Video and RF Amplification
- Cable Drivers
- Data Acquisition Systems

DESCRIPTION


The LT1363 is a high speed, very high slew rate operational amplifier with excellent DC performance. The LT1363 features reduced supply current, lower input offset voltage, lower input bias current and higher DC gain than devices with comparable bandwidth. The circuit topology is a voltage feedback amplifier with the slewing characteristics of a current feedback amplifier. The amplifier is a single gain stage with outstanding settling characteristics which makes the circuit an ideal choice for data acquisition systems. The output drives a 150 Ω load to $\pm 7.5\text{V}$ with $\pm 15\text{V}$ supplies and to $\pm 3.4\text{V}$ on $\pm 5\text{V}$ supplies. The amplifier is also capable of driving any capacitive load which makes it useful in buffer or cable driver applications.

The LT1363 is a member of a family of fast, high performance amplifiers using this unique topology and employing Linear Technology Corporation's advanced bipolar complementary processing. For dual and quad amplifier versions of the LT1363 see the LT1364/1365 data sheet. For 50MHz amplifiers with 4mA of supply current per amplifier see the LT1360 and LT1361/1362 data sheets. For lower supply current amplifiers with bandwidths of 12MHz and 25MHz see the LT1354 through LT1359 data sheets. Singles, duals, and quads of each amplifier are available.

LT, LTC and LT are registered trademarks of Linear Technology Corporation.
 C-Load is a trademark of Linear Technology Corporation


TYPICAL APPLICATION

Cable Driver Frequency Response



1363 TA01

$A_V = -1$ Large-Signal Response





1363 TA02

ABSOLUTE MAXIMUM RATINGS (Note 1)

Total Supply Voltage (V^+ to V^-) 36V
 Differential Input Voltage
 (Transient Only) (Note 2) $\pm 10V$
 Input Voltage $\pm V_S$
 Output Short-Circuit Duration (Note 3) Indefinite

Operating Temperature Range (Note 8) ... -40°C to 85°C
 Specified Temperature Range (Note 9) -40°C to 85°C
 Maximum Junction Temperature (See Below)
 Plastic Package 150°C
 Storage Temperature Range -65°C to 150°C
 Lead Temperature (Soldering, 10 sec) 300°C

PACKAGE/ORDER INFORMATION

 TOP VIEW 1 NULL 2 -IN 3 +IN 4 V^- 5 NC 6 V_{OUT} 7 V^+ 8 NULL N8 PACKAGE 8-LEAD PDIP $T_{JMAX} = 150^\circ\text{C}$, $\theta_{JA} = 130^\circ\text{C/W}$	ORDER PART NUMBER	 TOP VIEW 1 NULL 2 -IN 3 +IN 4 V^- 5 NC 6 V_{OUT} 7 V^+ 8 NULL S8 PACKAGE 8-LEAD PLASTIC SO $T_{JMAX} = 150^\circ\text{C}$, $\theta_{JA} = 190^\circ\text{C/W}$	ORDER PART NUMBER
	LT1363CN8		LT1363CS8
			S8 PART MARKING
			1363

Consult factory for Industrial and Military grade parts.

ELECTRICAL CHARACTERISTICS $T_A = 25^\circ\text{C}$, $V_{CM} = 0V$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	V_{SUPPLY}	MIN	TYP	MAX	UNITS
V_{OS}	Input Offset Voltage	(Note 4)	$\pm 15V$	0.5	1.5		mV
			$\pm 5V$	0.5	1.5		mV
			$\pm 2.5V$	0.7	1.8		mV
I_{OS}	Input Offset Current		$\pm 2.5V$ to $\pm 15V$	120	350		nA
I_B	Input Bias Current		$\pm 2.5V$ to $\pm 15V$	0.6	2.0		μA
e_n	Input Noise Voltage	$f = 10\text{kHz}$	$\pm 2.5V$ to $\pm 15V$	9			$nV/\sqrt{Hz}$
i_n	Input Noise Current	$f = 10\text{kHz}$	$\pm 2.5V$ to $\pm 15V$	1			$pA/\sqrt{Hz}$
R_{IN}	Input Resistance	$V_{CM} = \pm 12V$	$\pm 15V$	12	50		$M\Omega$
	Input Resistance	Differential	$\pm 15V$	5			$M\Omega$
C_{IN}	Input Capacitance		$\pm 15V$	3			pF
	Input Voltage Range ⁺		$\pm 15V$	12.0	13.4		V
			$\pm 5V$	2.5	3.4		V
			$\pm 2.5V$	0.5	1.1		V
	Input Voltage Range ⁻		$\pm 15V$	-13.2	-12.0		V
CMRR	Common Mode Rejection Ratio	$V_{CM} = \pm 12V$	$\pm 15V$	84	90		dB
		$V_{CM} = \pm 2.5V$	$\pm 5V$	76	81		dB
		$V_{CM} = \pm 0.5V$	$\pm 2.5V$	66	71		dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 2.5V$ to $\pm 15V$		90	100		dB
A_{VOL}	Large-Signal Voltage Gain	$V_{OUT} = \pm 12V$, $R_L = 1k$	$\pm 15V$	4.5	9.0		V/mV
		$V_{OUT} = \pm 10V$, $R_L = 500\Omega$	$\pm 15V$	3.0	6.5		V/mV
		$V_{OUT} = \pm 7.5V$, $R_L = 150\Omega$	$\pm 15V$	2.0	3.8		V/mV
		$V_{OUT} = \pm 2.5V$, $R_L = 500\Omega$	$\pm 5V$	3.0	6.4		V/mV
		$V_{OUT} = \pm 2.5V$, $R_L = 150\Omega$	$\pm 5V$	2.0	5.6		V/mV
		$V_{OUT} = \pm 1V$, $R_L = 500\Omega$	$\pm 2.5V$	2.5	5.2		V/mV

ELECTRICAL CHARACTERISTICS

$T_A = 25^\circ\text{C}$, $V_{CM} = 0\text{V}$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	V_{SUPPLY}	MIN	TYP	MAX	UNITS
V_{OUT}	Output Swing	$R_L = 1\text{k}$, $V_{IN} = \pm 40\text{mV}$	$\pm 15\text{V}$	13.5	14.0		$\pm\text{V}$
		$R_L = 500\Omega$, $V_{IN} = \pm 40\text{mV}$	$\pm 15\text{V}$	13.0	13.7		$\pm\text{V}$
		$R_L = 500\Omega$, $V_{IN} = \pm 40\text{mV}$	$\pm 5\text{V}$	3.5	4.1		$\pm\text{V}$
		$R_L = 150\Omega$, $V_{IN} = \pm 40\text{mV}$	$\pm 5\text{V}$	3.4	3.8		$\pm\text{V}$
		$R_L = 500\Omega$, $V_{IN} = \pm 40\text{mV}$	$\pm 2.5\text{V}$	1.3	1.7		$\pm\text{V}$
I_{OUT}	Output Current	$V_{OUT} = \pm 7.5\text{V}$	$\pm 15\text{V}$	50	60		mA
		$V_{OUT} = \pm 3.4\text{V}$	$\pm 5\text{V}$	23	29		mA
I_{SC}	Short-Circuit Current	$V_{OUT} = 0\text{V}$, $V_{IN} = \pm 3\text{V}$	$\pm 15\text{V}$	70	105		mA
SR	Slew Rate	$A_V = -2$, (Note 5)	$\pm 15\text{V}$	750	1000		$\text{V}/\mu\text{s}$
			$\pm 5\text{V}$	300	450		$\text{V}/\mu\text{s}$
	Full Power Bandwidth	10V Peak, (Note 6)	$\pm 15\text{V}$		15.9		MHz
		3V Peak, (Note 6)	$\pm 5\text{V}$		23.9		MHz
GBW	Gain Bandwidth	$f = 1\text{MHz}$	$\pm 15\text{V}$		70		MHz
			$\pm 5\text{V}$		50		MHz
			$\pm 2.5\text{V}$		40		MHz
t_r , t_f	Rise Time, Fall Time	$A_V = 1$, 10%-90%, 0.1V	$\pm 15\text{V}$		2.6		ns
			$\pm 5\text{V}$		3.6		ns
	Overshoot	$A_V = 1$, 0.1V	$\pm 15\text{V}$		36		%
			$\pm 5\text{V}$		23		%
	Propagation Delay	50% V_{IN} to 50% V_{OUT} , 0.1V	$\pm 15\text{V}$		4.6		ns
			$\pm 5\text{V}$		5.6		ns
t_s	Settling Time	10V Step, 0.1%, $A_V = -1$	$\pm 15\text{V}$		50		ns
		10V Step, 0.01%, $A_V = -1$	$\pm 15\text{V}$		80		ns
		5V Step, 0.1%, $A_V = -1$	$\pm 5\text{V}$		55		ns
	Differential Gain	$f = 3.58\text{MHz}$, $A_V = 2$, $R_L = 150\Omega$	$\pm 15\text{V}$		0.03		%
			$\pm 5\text{V}$		0.06		%
		$f = 3.58\text{MHz}$, $A_V = 2$, $R_L = 1\text{k}$	$\pm 15\text{V}$		0.01		%
			$\pm 5\text{V}$		0.01		%
	Differential Phase	$f = 3.58\text{MHz}$, $A_V = 2$, $R_L = 150\Omega$	$\pm 15\text{V}$		0.10		Deg
			$\pm 5\text{V}$		0.04		Deg
		$f = 3.58\text{MHz}$, $A_V = 2$, $R_L = 1\text{k}$	$\pm 15\text{V}$		0.05		Deg
			$\pm 5\text{V}$		0.25		Deg
R_O	Output Resistance	$A_V = 1$, $f = 1\text{MHz}$	$\pm 15\text{V}$		0.7		Ω
I_S	Supply Current		$\pm 15\text{V}$		6.3	7.5	mA
			$\pm 5\text{V}$		6.0	7.2	mA

The ● denotes the specifications which apply over the temperature range $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$, $V_{CM} = 0\text{V}$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	V_{SUPPLY}		MIN	TYP	MAX	UNITS
V_{OS}	Input Offset Voltage	(Note 4)	$\pm 15\text{V}$	●			2.0	mV
			$\pm 5\text{V}$	●			2.0	mV
			$\pm 2.5\text{V}$	●			2.2	mV
	Input V_{OS} Drift	(Note 7)	$\pm 2.5\text{V}$ to $\pm 15\text{V}$	●		10	13	$\mu\text{V}/^\circ\text{C}$
I_{OS}	Input Offset Current		$\pm 2.5\text{V}$ to $\pm 15\text{V}$	●			500	nA
I_B	Input Bias Current		$\pm 2.5\text{V}$ to $\pm 15\text{V}$	●			3	μA
CMRR	Common Mode Rejection Ratio	$V_{CM} = \pm 12\text{V}$	$\pm 15\text{V}$	●	82			dB
		$V_{CM} = \pm 2.5\text{V}$	$\pm 5\text{V}$	●	74			dB
		$V_{CM} = \pm 0.5\text{V}$	$\pm 2.5\text{V}$	●	64			dB

ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over the temperature range $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$, $V_{CM} = 0\text{V}$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	V_{SUPPLY}	MIN	TYP	MAX	UNITS
PSRR	Power Supply Rejection Ratio	$V_S = \pm 2.5\text{V}$ to $\pm 15\text{V}$		●	88		dB
A_{VOL}	Large-Signal Voltage Gain	$V_{OUT} = \pm 12\text{V}$, $R_L = 1\text{k}$	$\pm 15\text{V}$	●	3.6		V/mV
		$V_{OUT} = \pm 10\text{V}$, $R_L = 500\Omega$	$\pm 15\text{V}$	●	2.4		V/mV
		$V_{OUT} = \pm 2.5\text{V}$, $R_L = 500\Omega$	$\pm 5\text{V}$	●	2.4		V/mV
		$V_{OUT} = \pm 2.5\text{V}$, $R_L = 150\Omega$	$\pm 5\text{V}$	●	1.5		V/mV
		$V_{OUT} = \pm 1\text{V}$, $R_L = 500\Omega$	$\pm 2.5\text{V}$	●	2.0		V/mV
V_{OUT}	Output Swing	$R_L = 1\text{k}$, $V_{IN} = \pm 40\text{mV}$	$\pm 15\text{V}$	●	13.4		$\pm\text{V}$
		$R_L = 500\Omega$, $V_{IN} = \pm 40\text{mV}$	$\pm 15\text{V}$	●	12.8		$\pm\text{V}$
		$R_L = 500\Omega$, $V_{IN} = \pm 40\text{mV}$	$\pm 5\text{V}$	●	3.4		$\pm\text{V}$
		$R_L = 150\Omega$, $V_{IN} = \pm 40\text{mV}$	$\pm 5\text{V}$	●	3.3		$\pm\text{V}$
		$R_L = 500\Omega$, $V_{IN} = \pm 40\text{mV}$	$\pm 2.5\text{V}$	●	1.2		$\pm\text{V}$
I_{OUT}	Output Current	$V_{OUT} = \pm 12.8\text{V}$	$\pm 15\text{V}$	●	25		mA
		$V_{OUT} = \pm 3.3\text{V}$	$\pm 5\text{V}$	●	22		mA
I_{SC}	Short-Circuit Current	$V_{OUT} = 0\text{V}$, $V_{IN} = \pm 3\text{V}$	$\pm 15\text{V}$	●	55		mA
SR	Slew Rate	$A_V = -2$, (Note 5)	$\pm 15\text{V}$	●	600		V/ μs
			$\pm 5\text{V}$	●	225		V/ μs
I_S	Supply Current		$\pm 15\text{V}$	●		8.7	mA
			$\pm 5\text{V}$	●		8.4	mA

The ● denotes the specifications which apply over the temperature range $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$, $V_{CM} = 0\text{V}$ unless otherwise noted. (Note 9)

SYMBOL	PARAMETER	CONDITIONS	V_{SUPPLY}	MIN	TYP	MAX	UNITS
V_{OS}	Input Offset Voltage	(Note 4)	$\pm 15\text{V}$	●		2.5	mV
			$\pm 5\text{V}$	●		2.5	mV
			$\pm 2.5\text{V}$	●		2.7	mV
	Input V_{OS} Drift	(Note 7)	$\pm 2.5\text{V}$ to $\pm 15\text{V}$	●	10	13	$\mu\text{V}/^{\circ}\text{C}$
I_{OS}	Input Offset Current		$\pm 2.5\text{V}$ to $\pm 15\text{V}$	●		600	nA
I_B	Input Bias Current		$\pm 2.5\text{V}$ to $\pm 15\text{V}$	●		3.6	μA
CMRR	Common Mode Rejection Ratio	$V_{CM} = \pm 12\text{V}$	$\pm 15\text{V}$	●	82		dB
		$V_{CM} = \pm 2.5\text{V}$	$\pm 5\text{V}$	●	74		dB
		$V_{CM} = \pm 0.5\text{V}$	$\pm 2.5\text{V}$	●	64		dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 2.5\text{V}$ to $\pm 15\text{V}$		●	87		dB
A_{VOL}	Large-Signal Voltage Gain	$V_{OUT} = \pm 12\text{V}$, $R_L = 1\text{k}$	$\pm 15\text{V}$	●	2.5		V/mV
		$V_{OUT} = \pm 10\text{V}$, $R_L = 500\Omega$	$\pm 15\text{V}$	●	1.5		V/mV
		$V_{OUT} = \pm 2.5\text{V}$, $R_L = 500\Omega$	$\pm 5\text{V}$	●	1.5		V/mV
		$V_{OUT} = \pm 2.5\text{V}$, $R_L = 150\Omega$	$\pm 5\text{V}$	●	1.0		V/mV
		$V_{OUT} = \pm 1\text{V}$, $R_L = 500\Omega$	$\pm 2.5\text{V}$	●	1.3		V/mV
V_{OUT}	Output Swing	$R_L = 1\text{k}\Omega$, $V_{IN} = \pm 40\text{mV}$	$\pm 15\text{V}$	●	13.4		$\pm\text{V}$
		$R_L = 500\Omega$, $V_{IN} = \pm 40\text{mV}$	$\pm 15\text{V}$	●	12.7		$\pm\text{V}$
		$R_L = 500\Omega$, $V_{IN} = \pm 40\text{mV}$	$\pm 5\text{V}$	●	3.4		$\pm\text{V}$
		$R_L = 150\Omega$, $V_{IN} = \pm 40\text{mV}$	$\pm 5\text{V}$	●	3.2		$\pm\text{V}$
		$R_L = 500\Omega$, $V_{IN} = \pm 40\text{mV}$	$\pm 2.5\text{V}$	●	1.2		$\pm\text{V}$
I_{OUT}	Output Current	$V_{OUT} = \pm 12.7\text{V}$	$\pm 15\text{V}$	●	25		mA
		$V_{OUT} = \pm 3.2\text{V}$	$\pm 5\text{V}$	●	21		mA
I_{SC}	Short-Circuit Current	$V_{OUT} = 0\text{V}$, $V_{IN} = \pm 3\text{V}$	$\pm 15\text{V}$	●	50		mA
SR	Slew Rate	$A_V = -2$, (Note 5)	$\pm 15\text{V}$	●	550		V/ μs
			$\pm 5\text{V}$	●	180		V/ μs
I_S	Supply Current		$\pm 15\text{V}$	●		9.0	mA
			$\pm 5\text{V}$	●		8.7	mA

ELECTRICAL CHARACTERISTICS

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.

Note 2: Differential inputs of $\pm 10\text{V}$ are appropriate for transient operation only, such as during slewing. Large, sustained differential inputs will cause excessive power dissipation and may damage the part. See Input Considerations in the Applications Information section of this data sheet for more details.

Note 3: A heat sink may be required to keep the junction temperature below absolute maximum when the output is shorted indefinitely.

Note 4: Input offset voltage is pulse tested and is exclusive of warm-up drift.

Note 5: Slew rate is measured between $\pm 10\text{V}$ on the output with $\pm 6\text{V}$ input for $\pm 15\text{V}$ supplies and $\pm 2\text{V}$ on the output with $\pm 1.75\text{V}$ input for $\pm 5\text{V}$ supplies.

Note 6: Full power bandwidth is calculated from the slew rate measurement: $\text{FPBW} = \text{SR}/2\pi V_p$.


Note 7: This parameter is not 100% tested.

Note 8: The LT1363C is guaranteed functional over the operating temperature range of -40°C to 85°C .

Note 9: The LT1363C is guaranteed to meet specified performance from 0°C to 70°C . The LT1363C is designed, characterized and expected to meet specified performance from -40°C to 85°C , but is not tested or QA sampled at these temperatures. For guaranteed I-grade parts, consult the factory.


TYPICAL PERFORMANCE CHARACTERISTICS

Supply Current vs Supply Voltage and Temperature




1363 G01

Input Common Mode Range vs Supply Voltage




1363 G02

Input Bias Current vs Input Common Mode Voltage




1363 G03

Input Bias Current vs Temperature




1363 G04

Input Noise Spectral Density



1363 G05


Open-Loop Gain vs Resistive Load




1363 G06

TYPICAL PERFORMANCE CHARACTERISTICS


Open-Loop Gain vs Temperature




Output Voltage Swing vs Supply Voltage




Output Voltage Swing vs Load Current




Output Short-Circuit Current vs Temperature




Output Impedance vs Frequency




Gain and Phase vs Frequency




Settling Time vs Output Step (Noninverting)



Settling Time vs Output Step (Inverting)




Gain Bandwidth and Phase Margin vs Supply Voltage




TYPICAL PERFORMANCE CHARACTERISTICS

Gain Bandwidth and Phase Margin vs Temperature




1363 G16

Frequency Response vs Supply Voltage ($A_V = 1$)




1363 G17

Frequency Response vs Supply Voltage ($A_V = -1$)




1363 G18

Frequency Response vs Capacitive Load




1363 G19

Power Supply Rejection Ratio vs Frequency




1363 G20

Common Mode Rejection Ratio vs Frequency




1363 G21

Slew Rate vs Supply Voltage




1363 G22

Slew Rate vs Temperature



1363 G23


Slew Rate vs Input Level



1363 G24


TYPICAL PERFORMANCE CHARACTERISTICS

Total Harmonic Distortion vs Frequency




1363 G25

Undistorted Output Swing vs Frequency ($\pm 15\text{V}$)




1363 G26

Undistorted Output Swing vs Frequency ($\pm 5\text{V}$)




1363 G27

2nd and 3rd Harmonic Distortion vs Frequency




1363 G28

Differential Gain and Phase vs Supply Voltage




1363 G29

Capacitive Load Handling




1363 G30

Small-Signal Transient ($A_V = 1$)




1363 TA31

Small-Signal Transient ($A_V = -1$)



1363 TA32


Small-Signal Transient ($A_V = -1, C_L = 200\text{pF}$)



1363 TA33


TYPICAL PERFORMANCE CHARACTERISTICS

Large-Signal Transient
($A_V = 1$)




1363 TA34

Large-Signal Transient
($A_V = -1$)



1363 TA35

Large-Signal Transient
($A_V = 1$, $C_L = 10,000\text{pF}$)




1363 TA36

APPLICATIONS INFORMATION

The LT1363 may be inserted directly into AD817, AD847, EL2020, EL2044, and LM6361 applications improving both DC and AC performance, provided that the nulling circuitry is removed. The suggested nulling circuit for the LT1363 is shown below.

Offset Nulling



1363 AI01

Layout and Passive Components

The LT1363 amplifier is easy to apply and tolerant of less than ideal layouts. For maximum performance (for example fast settling time) use a ground plane, short lead lengths, and RF-quality bypass capacitors ($0.01\mu\text{F}$ to $0.1\mu\text{F}$). For high drive current applications use low ESR bypass capacitors ($1\mu\text{F}$ to $10\mu\text{F}$ tantalum). Sockets should be avoided when maximum frequency performance is required, although low profile sockets can provide reasonable performance up to 50MHz. For more details see Design Note 50.

The parallel combination of the feedback resistor and gain setting resistor on the inverting input can combine with the input capacitance to form a pole which can cause peaking or oscillations. For feedback resistors greater than $5\text{k}\Omega$, a parallel capacitor of value

$$C_F > R_G \times C_{IN}/R_F$$

should be used to cancel the input pole and optimize dynamic performance. For unity-gain applications where a large feedback resistor is used, C_F should be greater than or equal to C_{IN} .

Capacitive Loading

The LT1363 is stable with any capacitive load. This is accomplished by sensing the load induced output pole and adding compensation at the amplifier gain node. As the capacitive load increases, both the bandwidth and phase margin decrease so there will be peaking in the frequency domain and in the transient response as shown in the typical performance curves. The photo of the small-signal response with 200pF load shows 62% peaking. The large-signal response with a $10,000\text{pF}$ load shows the output slew rate being limited to $10\text{V}/\mu\text{s}$ by the short-circuit current. Coaxial cable can be driven directly, but for best pulse fidelity a resistor of value equal to the characteristic impedance of the cable (i.e., 75Ω) should be placed in series with the output. The other end of the cable should be terminated with the same value resistor to ground. The response of a cable driver in a gain of 2 driving a 75Ω cable is shown on the front page of the data sheet.

APPLICATIONS INFORMATION

Input Considerations

Each of the LT1363 inputs is the base of an NPN and a PNP transistor whose base currents are of opposite polarity and provide first-order bias current cancellation. Because of variation in the matching of NPN and PNP beta, the polarity of the input bias current can be positive or negative. The offset current does not depend on NPN/PNP beta matching and is well controlled. The use of balanced source resistance at each input is recommended for applications where DC accuracy must be maximized.

The inputs can withstand transient differential input voltages up to 10V without damage and need no clamping or source resistance for protection. Differential inputs, however, generate large supply currents (tens of mA) as required for high slew rates. If the device is used with sustained differential inputs, the average supply current will increase, excessive power dissipation will result and the part may be damaged. **The part should not be used as a comparator, peak detector or other open-loop application with large, sustained differential inputs.** Under normal, closed-loop operation, an increase of power dissipation is only noticeable in applications with large slewing outputs and is proportional to the magnitude of the differential input voltage and the percent of the time that the inputs are apart. Measure the average supply current for the application in order to calculate the power dissipation.

Single Supply Operation

The LT1363 is specified at $\pm 15\text{V}$, $\pm 5\text{V}$, and $\pm 2.5\text{V}$ supplies, but it is also well suited to single supply operation down to a single 5V supply. The symmetrical input common mode range and output swing make the device well suited for applications with a single supply if the the input and output swing ranges are centered (i.e., a DC bias of 2.5V on the input and the output). For 5V video applications with an asymmetrical swing, an offset of 2V on the input works best.

Power Dissipation

The LT1363 combines high speed and large output drive in a small package. Because of the wide supply voltage range, it is possible to exceed the maximum junction

temperature under certain conditions. Maximum junction temperature (T_J) is calculated from the ambient temperature (T_A) and power dissipation (P_D) as follows:

$$\text{LT1363CN8: } T_J = T_A + (P_D \times 130^\circ\text{C/W})$$

$$\text{LT1363CS8: } T_J = T_A + (P_D \times 190^\circ\text{C/W})$$

Worst case power dissipation occurs at the maximum supply current and when the output voltage is at 1/2 of either supply voltage (or the maximum swing if less than 1/2 supply voltage). Therefore $P_{D\text{MAX}}$ is:

$$P_{D\text{MAX}} = (V^+ - V^-)(I_{S\text{MAX}}) + (V^+/2)^2/R_L$$

Example: LT1363CS8 at 70°C , $V_S = \pm 15\text{V}$, $R_L = 390\Omega$

$$P_{D\text{MAX}} = (30\text{V})(8.7\text{mA}) + (7.5\text{V})^2/390\Omega = 405\text{mW}$$

$$T_{J\text{MAX}} = 70^\circ\text{C} + (405\text{mW})(190^\circ\text{C/W}) = 147^\circ\text{C}$$

Circuit Operation

The LT1363 circuit topology is a true voltage feedback amplifier that has the slewing behavior of a current feedback amplifier. The operation of the circuit can be understood by referring to the simplified schematic. The inputs are buffered by complementary NPN and PNP emitter followers which drive a 500Ω resistor. The input voltage appears across the resistor generating currents which are mirrored into the high impedance node. Complementary followers form an output stage which buffers the gain node from the load. The bandwidth is set by the input resistor and the capacitance on the high impedance node. The slew rate is determined by the current available to charge the gain node capacitance. This current is the differential input voltage divided by R_1 , so the slew rate is proportional to the input. Highest slew rates are therefore seen in the lowest gain configurations. For example, a 10V output step in a gain of 10 has only a 1V input step, whereas the same output step in unity gain has a 10 times greater input step. The curve of Slew Rate vs Input Level illustrates this relationship. The LT1363 is tested for slew rate in a gain of -2 so higher slew rates can be expected in gains of 1 and -1 , and lower slew rates in higher gain configurations.

APPLICATIONS INFORMATION


The RC network across the output stage is bootstrapped when the amplifier is driving a light or moderate load and has no effect under normal operation. When driving a capacitive load (or a low value resistive load) the network is incompletely bootstrapped and adds to the compensation at the high impedance node. The added capacitance slows down the amplifier which improves the phase margin by moving the unity-gain frequency away from the pole formed by the output impedance and the capacitive load. The zero created by the RC combination adds phase to ensure that even for very large load capacitances, the total phase lag can never exceed 180 degrees (zero phase margin) and the amplifier remains stable.

Comparison to Current Feedback Amplifiers

The LT1363 enjoys the high slew rates of Current Feedback Amplifiers (CFAs) while maintaining the characteris-

tics of a true voltage feedback amplifier. The primary differences are that the LT1363 has two high impedance inputs and its closed loop bandwidth decreases as the gain increases. CFAs have a low impedance inverting input and maintain relatively constant bandwidth with increasing gain. The LT1363 can be used in all traditional op amp configurations including integrators and applications such as photodiode amplifiers and I-to-V converters where there may be significant capacitance on the inverting input. The frequency compensation is internal and not dependent on the value of the feedback resistor. For CFAs, the feedback resistance is fixed for a given bandwidth and capacitance on the inverting input can cause peaking or oscillations. The slew rate of the LT1363 in noninverting gain configurations is also superior in most cases.


SIMPLIFIED SCHEMATIC



PACKAGE DESCRIPTION



Dimension in inches (millimeters) unless otherwise noted.

N8 Package 8-Lead PDIP (Narrow 0.300) (LTC DWG # 05-08-1510)




*THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.
MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.010 INCH (0.254mm)

TYPICAL APPLICATIONS



PACKAGE DESCRIPTION Dimension in inches (millimeters) unless otherwise noted.

S8 Package
8-Lead Plastic Small Outline (Narrow 0.150)
(LTC DWG # 05-08-1610)



RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
LT1364/LT1365	Dual and Quad 70MHz, 1000V/μs Op Amps	Dual and Quad Versions of LT1363
LT1360	50MHz, 800V/μs Op Amp	Lower Power Version of LT1363, V _{OS} = 1mV, I _S = 4mA
LT1357	25MHz, 600V/μs Op Amp	Lower Power Version of LT1363, V _{OS} = 0.6mV, I _S = 2mA
LT1812	100MHz, 750V/μs Op Amp	Low Voltage, Low Power LT1363, V _{OS} = 1.5mV, I _S = 3mA