## HCPL-2400, HCPL-2430

## 20 MBd High CMR Logic Gate Optocouplers



## **Data Sheet**




#### **Description**


The HCPL-2400 and HCPL-2430 high speed opto-couplers combine an 820 nm AlGaAs light emitting diode with a high speed photodetector. This combina-tion results in very high data rate capability and low input current. The totem pole output (HCPL-2430) or three state output (HCPL-2400) eliminates the need for a pull up resistor and allows for direct drive of data buses.

The detector has optical receiver input stage with builtin Schmitt trigger to provide logic compatible waveforms, eliminating the need for additional waveshaping. The hysteresis provides differential mode noise immunity and minimizes the potential for output signal chatter.

The electrical and switching characteristics of the HCPL-2400 and HCPL-2430 are guaranteed over the temperature range of 0°C to 70°C.

#### **Functional Diagram**





TRUTH TABLE (POSITIVE LOGIC)

LED	ENABLE	OUTPUT
ON	L	L
OFF	L	Н
ON	Н	Z
OFF	н	7

TRUTH TABLE (POSITIVE LOGIC)

LED OUTPUT
ON L
OFF H

A 0.1  $\mu F$  bypass capacitor must be connected between pins 5 and 8.

#### **Features**

- High speed: 40 MBd typical data rate
- High common mode rejection: HCPL-2400: 10 kV/µs at V<sub>CM</sub> = 300 V (typical)
- AC performance guaranteed over temperature
- High speed AlGaAs emitter
- Compatible with TTL, STTL, LSTTL, and HCMOS logic families
- Totem pole and tri state output (no pull up resistor required)
- Safety approval
  - UL recognized 3750 V rms for 1 minute per UL1577
  - IEC/EN/DIN EN 60747-5-2 approved with  $V_{IORM} = 630 V_{peak}$  (Option 060) for HCPL-2400
  - CSA approved
- · High power supply noise immunity
- MIL-PRF-38534 hermetic version available (HCPL-5400/1 and HCPL-5430/1)

#### **Applications**

- Isolation of high speed logic systems
- Computer-peripheral interfaces
- Switching power supplies
- Isolated bus driver (networking applications)
- · Ground loop elimination
- High speed disk drive I/O
- Digital isolation for A/D, D/A conversion
- Pulse transformer replacement

CAUTION: It is advised that normal static precautions be taken in handling and assembly of this component to prevent damage and/or degradation which may be induced by ESD.

These optocouplers are compatible with TTL, STTL, LSTTL, and HCMOS logic families. When Schottky type TTL devices (STTL) are used, a data rate performance of 20 MBd over temperature is guaranteed when using the application circuit of Figure 13. Typical data rates are 40 MBd.

#### **Selection Guide**

8-Pin DIP	(300 Mil)	Minimum CMR				
Single Channel Package	Dual Channel dV/dt Package (V/µs)		V (V)	Minimum Input On Current (mA)	Maximum Propagation Delay (ns)	Hermetic Package
HCPL-2400		1000	300	4	60	
	HCPL-2430	1000 50		4	60	
		500	50	6	60	HCPL-540X*
		500	50	6	60	HCPL-543X*
		500	50	6	60	HCPL-643X*

<sup>\*</sup>Technical data for the Hermetic HCPL-5400/01, HCPL-5430/31, and HCPL-6430/31 are on separate Avago publications.

### **Ordering Information**

HCPL-2400 and HCPL-2430 are UL Recognized with 3750 Vrms for 1 minute per UL1577.

Option									
Part number	RoHS Compliant	Non RoHS Compliant	Package	Surface Mount	Gull Wing	Tape & Reel	UL 5000 Vrms/1 Minute rating	IEC/EN/DIN EN 60747-5-2	Quantity
	-000E	No option							50 per tube
	-300E	#300		Х	χ				50 per tube
HCPL-2400	-500E	#500	300mil DIP-8	Х	χ	Х			1000 per reel
	-060E	#060	DII -0					Х	50 per tube
	-360E	-360		Х	χ			Х	50 per reel
	-000E	No option							50 per tube
	-300E	#300		Х	Х				50 per tube
HCPL-2430	-500E	#500	300mil DIP-8	Х	χ	Х			1000 per reel
	-020E	-	ס-זוע				Х		50 per tube
	-060E	-						Х	50 per tube

To order, choose a part number from the part number column and combine with the desired option from the option column to form an order entry.

#### Example 1:

HCPL-2430-500E to order product of Gull Wing Surface Mount package in Tape in RoHS compliant.


#### Example 2:


HCPI-2400 to order product of 8-Pin DIP package in tube packaging and non RoHS compliant.

Option datasheets are available. Contact your Avago sales representative or authorized distributor for information.

Remarks: The notation '#XXX' is used for existing products, while (new) products launched since 15th July 2001 and RoHS compliant option will use '-XXXE'.

### Schematic





TRUTH TABLE (POSITIVE LOGIC)


LED	ENABLE	OUTPUT
ON	L	L
OFF	L	Н
ON	Н	Z
OFF	Η	Z

TRUTH TABLE (POSITIVE LOGIC)


LED OUTPUT
ON L
OFF H

## **Package Outline Drawings**

#### 8-Pin DIP Package (HCPL-2400, HCPL-2430)




# 8-Pin DIP Package with Gull Wing Surface Mount Option 300 (HCPL-2400, HCPL-2430)



LEAD COPLANARITY = 0.10 mm (0.004 INCHES).


NOTE: FLOATING LEAD PROTRUSION IS 0.25 mm (10 mils) MAX.

#### **Solder Reflow Thermal Profile**



Note: Non-halide flux should be used.

### **Recommended Pb-Free IR Profile**



NOTES: THE TIME FROM 25 °C to PEAK TEMPERATURE = 8 MINUTES MAX.  $\rm T_{smax}$  = 200 °C,  $\rm \,T_{smin}$  = 150 °C

Note: Non-halide flux should be used.

#### **Regulatory Information**

The HCPL-24XX has been approved by the following organizations:

#### VDE

Approved according to VDE 0884/06.92 (Option 060 only).

## UL

Recognized under UL 1577, Component Recognition Program, File E55361.

#### IEC/EN/DIN EN 60747-5-2

Approved under: IEC 60747-5-2:1997 + A1:2002 EN 60747-5-2:2001 + A1:2002 DIN EN 60747-5-2 (VDE 0884 Teil 2):2003-01. (Option 060 only)

### **Insulation and Safety Related Specifications**

Parameter	Symbol	Value	Units	Conditions
Minimum External Air Gap (External Clearance)	L(101)	7.1	mm	Measured from input terminals to output terminals, shortest distance through air.
Minimum External Tracking (External Creepage)	L(102)	7.4	mm	Measured from input terminals to output terminals, shortest distance path along body.
Minimum Internal Plastic Gap (Internal Clearance)		0.08	mm	Through insulation distance, conductor to conductor, usually the direct distance between the photoemitter and photodetector inside the optocoupler cavity.
Tracking Resistance (Comparative Tracking Index)	CTI	200	Volts	DIN IEC 112/VDE 0303 Part 1
Isolation Group		Illa		Material Group (DIN VDE 0110, 1/89, Table 1)

Option 300 - surface mount classification is Class A in accordance with CECC 00802.

# IEC/EN/DIN EN 60747-5-2 Insulation Related Characteristics (HCPL-2400 OPTION 060 ONLY)

Description	Symbol	Characteristic	Units
Installation classification per DIN VDE 0110/1.89, Table 1 for rated mains voltage ≤300 V rms		I-IV	
for rated mains voltage ≤450 V rms		I-III	
Climatic Classification		55/85/21	
Pollution Degree (DIN VDE 0110/1.89)		2	
Maximum Working Insulation Voltage	$V_{IORM}$	630	V peak
Input to Output Test Voltage, Method b* $V_{IORM} \times 1.875 = V_{PR'} \times 100\%$ Production Test with $t_m = 1$ sec, Partial Discharge < 5 pC	$V_{_{\mathrm{PR}}}$	1181	$V_{peak}$
Input to Output Test Voltage, Method a* $V_{IORM} \times 1.5 = V_{PR'} \text{ Type and sample test,}$ $t_{m} = 60 \text{ sec, Partial Discharge} < 5 \text{ pC}$	$V_{_{\mathrm{PR}}}$	945	$V_{peak}$
Highest Allowable Overvoltage* (Transient Overvoltage, t <sub>ini</sub> = 10 sec)	$V_{IOTM}$	6000	$V_{peak}$
Safety Limiting Values (Maximum values allowed in the event of a failure, also see Figure 12, Thermal Derating curve.) Case Temperature Input Current Output Power	T <sub>s</sub> I <sub>s,input</sub> P <sub>s,output</sub>	175 230 600	°C mA mW
Insulation Resistance at $T_s$ , $V_{10} = 500 \text{ V}$	R <sub>s</sub>	≥10 <sup>9</sup>	Ω

<sup>\*</sup>Refer to the front of the optocoupler section of the current catalog, under Product Safety Regulations section IEC/EN/DIN EN 60747-5-2 for a detailed description.

Note: Isolation characteristics are guaranteed only within the safety maximum ratings which must ben ensured by protective circuits in application.

## **Absolute Maximum Ratings**

(No derating required up to 70°C)

Parameter	Symbol	Minimum	Maximum	Units	Note
Storage Temperature	T <sub>s</sub>	-55	125	°C	
Operating Temperature	T <sub>A</sub>	-40	85	°C	
Average Forward Input Current	I <sub>F(AVG)</sub>		10	mA	
Peak Forward Input Current	I <sub>FPK</sub>		20	mA	12
Reverse Input Voltage	$V_{R}$		2	V	
Three State Enable Voltage (HCPL-2400 Only)	V <sub>E</sub>	-0.5	10	V	
Supply Voltage	V <sub>cc</sub>	0	7	V	
Average Output Collector Current	I <sub>o</sub>	-25	25	mA	
Output Collector Voltage	V <sub>o</sub>	-0.5	10	V	
Output Voltage	V <sub>o</sub>	-0.5	18	V	
Output Collector Power Dissipation (Each Channel)	P <sub>o</sub>		40	mW	
Total Package Power Dissipation (Each Channel)	$P_{T}$		350	mW	
Lead Solder Temperature (for Through Hole Devices)	260°C	for 10 sec., 1.6 mr	m below seating p	olane	
Reflow Temperature Profile (Option #300)	Sed	e Package Outline Dr	awings section		

## **Recommended Operating Conditions**

Parameter	Symbol	Minimum	Maximum	Units
Power Supply Voltage	V <sub>cc</sub>	4.75	5.25	V
Forward Input Current (ON)	I <sub>F(ON)</sub>	4	8	mA
Forward Input Voltage (OFF)	$V_{F(OFF)}$		0.8	V
Fan Out	N		5	TTL Loads
Enable Voltage (Low) HCPL-2400 Only)	V <sub>EL</sub>	0	0.8	V
Enable Voltage (High) HCPL-2400 Only)	$V_{EH}$	2	V <sub>cc</sub>	V
Operating Temperature	T <sub>A</sub>	0	70	°C

### **Electrical Specifications**

 $0^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq 70^{\circ}\text{C}, 4.75 \text{ V} \leq \text{V}_{\text{CC}} \leq 5.25 \text{ V}, 4 \text{ mA} \leq \text{I}_{\text{F(ON)}} \leq 8 \text{ mA}, 0 \text{ V} \leq \text{V}_{\text{F(OFF)}} \leq 0.8 \text{ V}. \text{ All typicals at T}_{\text{A}} = 25^{\circ}\text{C}, \text{V}_{\text{CC}} = 5 \text{ V}, \text{I}_{\text{F(ON)}} = 6.0 \text{ mA}, \text{V}_{\text{F(OFF)}} = 0 \text{ V}, \text{ except where noted. See Note 11.}$ 

		Device								
Parameter	Symbol	HCPL-	Min.	Тур.*	Max.	Units	Test Conditi	ons	Fig.	Note
Logic Low Output Voltage	$V_{OL}$				0.5	V	$I_{OL} = 8.0 \text{ mA } (5 \text{ T})$	TL Loads)	1	
Logic High Output Voltage	$V_{OH}$		2.4 2.7			V	$I_{OH} = -4.0 \text{ mA}$ $I_{OH} = -0.4 \text{ mA}$		2	
Output Leakage Current	I <sub>OHH</sub>				100	μΑ	$V_0 = 5.25 \text{ V, V}_F =$	0.8 V		
Logic High Enable Current	V <sub>EH</sub>	2400	2.0			٧				
Logic Low Enable Voltage	V <sub>EL</sub>	2400			0.8	٧				
Logic High Enable	I <sub>EH</sub>	2400			20	μΑ	V <sub>E</sub> = 2.4 V			
Current					100		V <sub>E</sub> = 5.25 V			
Logic Low Enable Current	I <sub>EL</sub>	2400		-0.28	-0.4	mA	$V_{E} = 0.4 \text{ V}$			
Logic Low Supply Current	I <sub>CCL</sub>	2400		19	26	mA	$V_{CC} = 5.25 \text{ V, V}_{E} = I_{O} = \text{Open}$	0 V,		
		2430		34	46		$V_{cc} = 5.25 \text{ V, I}_{o} =$	Open		
Logic High Supply Current	I <sub>CCH</sub>	2400		17	26	mA	$V_{CC} = 5.25 \text{ V, V}_{E} = I_{O} = \text{Open}$	0 V,		
		2430		32	42		$V_{cc} = 5.25 \text{ V, I}_{o} =$	Open		
High Impedance State Supply Current	I <sub>CCZ</sub>	2400		22	28	mA	$V_{CC} = 5.25 \text{ V, V}_{E} =$	5.25 V		
High Impedance State	l <sub>ozl</sub>	2400			20	μΑ	V <sub>o</sub> = 0.4 V	$V_E = 2 V$		
Output Current	I <sub>OZH</sub>				20	μΑ	V <sub>o</sub> = 2.4 V			
	I <sub>OZH</sub>				100	μΑ	V <sub>o</sub> = 5.25 V			
Logic Low Short Circuit Output Current	I <sub>OSL</sub>			52		mA	$V_{o} = V_{cc} = 5.25 \text{ V},$ $I_{F} = 8 \text{ mA}$		2	
Logic High Short Circuit Output Current	I <sub>OSH</sub>			-45		mA	$V_{CC} = 5.25 \text{ V, I}_{F} = 0$ $V_{O} = \text{GND}$	0 mA,		2
Input Current Hysteresis	I <sub>HYS</sub>		0.25			mA	$V_{CC} = 5 V$		3	
Input Forward Voltage	V <sub>F</sub>		1.1	1.3	1.5		T <sub>A</sub> = 25°C	$I_F = 8 \text{ mA}$		
			1.0		1.55				4	
Input Reverse Breakdown	BV <sub>R</sub>		3.0	5.0		٧	T <sub>A</sub> = 25°C	I <sub>R</sub> = 10 μA		
Voltage			2.0							
Temperature Coefficient of Forward Voltage	$\frac{\Delta V_F}{\Delta T_A}$			-1.44		mV/°C	$I_F = 6 \text{ mA}$		4	
Input Capacitance	C <sub>IN</sub>			20		pF	$f = 1 \text{ MHz}, V_c = 0$	V		

<sup>\*</sup>All typical values at  $T_A = 25$ °C and  $V_{CC} = 5$  V, unless otherwise noted.

## **Switching Specifications**

0°C ≤  $T_A$  ≤ 70°C, 4.75 V ≤  $V_{CC}$  ≤ 5.25 V, 4 mA ≤  $I_{F(ON)}$  ≤ 8 mA, 0 V ≤  $V_{F(OFF)}$  ≤ 0.8 V. All typicals at  $T_A$  = 25°C,  $V_{CC}$  = 5 V,  $I_{F(ON)}$  = 6.0 mA,  $V_{F(OFF)}$  = 0 V, except where noted. See Note 11.

Parameter	Symbol	Device HCPL-	Min.	Тур.*	Max.	Units	Test Conditions	Figure	Note
Propagation Delay Time to Logic Low	t <sub>PHL</sub>				55	ns -	I <sub>F(ON)</sub> = 7 mA	5, 6, 7	1, 4, 5, 6
Output Level			15	33	60				
Propagation Delay Time to Logic High	$\mathbf{t}_{_{\mathrm{PLH}}}$				55	ns -	$I_{F(ON)} = 7 \text{ mA}$	5, 6, 7	1, 4, 5, 6
Output Level			15	30	60				,
Pulse Width Distortion	t <sub>PHL</sub> -t <sub>PLH</sub>			2	15	ns	I <sub>F(ON)</sub> = 7 mA	5, 8	6
				5	25				
Propagation Delay Skew	t <sub>PSK</sub>				35	ns	Per Notes & Text	15, 16	7
Output Rise Time	t <sub>r</sub>			20		ns		5	
Output Fall Time	t <sub>f</sub>			10		ns		5	
Output Enable Time to Logic High	t <sub>PZH</sub>	2400		15		ns		9, 10	
Output Enable Time to Logic Low	t <sub>PZL</sub>	2400		30		ns		9, 10	
Output Disable Time from Logic High	t <sub>PHZ</sub>	2400		20		ns		9, 10	
Output Disable Time from Logic Low	t <sub>PLZ</sub>	2400		15		ns		9, 10	
Logic High Common Mode Transient Immunity	CM <sub>H</sub>		1000	10,000		V/µs	$V_{CM} = 300 \text{ V}, T_{A} = 25^{\circ}\text{C},$ $I_{F} = 0 \text{ mA}$	11	9
Logic Low Common Mode Transient Immunity	CM <sub>L</sub>		1000	10,000		V/µs	$V_{CM} = 300 \text{ V}, T_A = 25^{\circ}\text{C},$ $I_F = 4 \text{ mA}$	11	9
Power Supply Noise Immunity	PSNI			0.5		V <sub>p-p</sub>	$V_{CC} = 5.0 \text{ V},$ 48 Hz $\leq$ = $F_{AC} \leq$ 50 MHz		10

<sup>\*</sup>All typical values at  $\rm T_A = 25^{\circ}C$  and  $\rm V_{CC} = 5$  V, unless otherwise noted.

#### **Package Characteristics**


Parameter	Sym.	Device	Min.	Тур.*	Max.	Units	Test Conditions	Fig.	Note
Input-Output Momentary Withstand Voltage**	V <sub>ISO</sub>		3750			V rms	s RH $\leq$ 50%, t = 1 min., T <sub>A</sub> = 25°C		3, 13
Input-Output Resistance	R <sub>I-O</sub>			1012		Ω	V <sub>I-O</sub> = 500 Vdc		3
Input-Output Capacitance	C <sub>I-O</sub>			0.6		pF	f = 1 MHz V <sub>I-O</sub> = 0 Vdc		
Input-Input Insulation Leakage Current	I <sub>I-I</sub>	2430		0.005		μΑ	RH ≤45% t = 5 s, V <sub>I-I</sub> = 500 Vdc		8
Resistance (Input-Input)	$R_{I-I}$	2430		10 <sup>11</sup>		Ω	V <sub>I-I</sub> = 500 Vdc		8
Capacitance (Input-Input)	C <sub>I-I</sub>	2430		0.25		pF	f = 1 MHz		8


<sup>\*</sup>All typical values are at  $T_A = 25$ °C.

#### Notes:

- 1. Each channel.
- 2. Duration of output short circuit time not to exceed 10 ms.
- 3. Device considered a two terminal device: pins 1, 2, 3, and 4 shorted together, and pins 5, 6, 7, and 8 shorted together.
- 4.  $t_{_{PHI}}$  propagation delay is measured from the 50% level on the rising edge of the input current pulse to the 1.5 V level on the falling edge of the output pulse. The tp propagation delay is measured from the 50% level on the falling edge of the input current pulse to the 1.5 V level on the rising edge of the output pulse.
- 5. The typical data shown is indicative of what can be expected using the application circuit in Figure 13.
- 6. This specification simulates the worst case operating conditions of the HCPL-2400 over the recommended operating temperature and  $V_{cr}$  range with the suggested application circuit of Figure 13.
- 7. Propagation delay skew is discussed later in this data sheet.
- 8. Measured between pins 1 and 2 shorted together, and pins 3 and 4 shorted together.
- 9. Common mode transient immunity in a Logic High level is the maximum tolerable (positive)  $dV_{CM}/dt$  of the common mode pulse,  $V_{CM}$  to assure that the output will remain in a Logic High state (i.e.,  $V_0 > 2.0 \text{ V}$ ). Common mode transient immunity in a Logic Low level is the maximum tolerable (negative)  $dV_{CM}/dt$  of the common mode pulse,  $V_{CM}$  to assure that the output will remain in a Logic Low state (i.e.,  $V_{O} < 0.8 \text{ V}$ ).
- $10. \ Power Supply Noise Immunity is the peak to peak amplitude of the acripple voltage on the V_{cc} line that the device will with stand and still remain the voltage on the V_{cc} line that the device will with stand and still remain the voltage on the V_{cc} line that the device will with stand and still remain the voltage on the V_{cc} line that the device will with stand and still remain the voltage on the V_{cc} line that the device will with stand and still remain the voltage on the V_{cc} line that the device will with stand and still remain the voltage on the V_{cc} line that the device will with stand and still remain the voltage on the V_{cc} line that the device will with stand and still remain the voltage on the V_{cc} line that the device will with stand and still remain the voltage of the$ in the desired logic state. For desired logic high state,  $V_{OH(MIN)} > 2.0 \text{ V}$ , and for desired logic low state,  $V_{OL(MAX)} < 0.8 \text{ V}$ . 11. Use of a 0.1  $\mu$ F bypass capacitor connected between pins 8 and 5 adjacent to the device is required.
- 12. Peak Forward Input Current pulse width < 50 μs at 1 KHz maximum repetition rate.
- 13. In accordance with UL 1577, each optocoupler is proof tested by applying an insulation test voltage ≥ 4500 V rms for one second (leakage detection current limit,  $I_{1-0} \le 5 \mu A$ ). This test is performed before the 100% Production test shown in the IEC/EN/DIN EN 60747-5-2 Insulation Related Characteristics Table, if applicable.

<sup>\*\*</sup>The Input-Output Momentary Withstand Voltage is a dielectric voltage rating that should not be interpreted as an input-output continuous voltage rating. For the continuous voltage rating refer to the VDE 0884 Insulation Related Characteristics Table (if applicable), your equipment level safety specification or Avago Application Note 1074 entitled "Optocoupler Input-Output Endurance Voltage," publication number 5963-2203E.








Figure 1. Typical logic low output voltage vs. logic low output current.

Figure 2. Typical logic high output voltage vs. logic high output current.

Figure 3. Typical output voltage vs. input forward current.




Figure 4. Typical diode input forward current characteristic.




Figure 5. Test circuit for  $\mathbf{t}_{_{\mathrm{PLH}'}}\mathbf{t}_{_{\mathrm{PHL}'}}\mathbf{t}_{_{\mathrm{r'}}}$  and  $\mathbf{t}_{_{\mathrm{f}}}$ 




Figure 6. Typical propagation delay vs. ambient temperature.




Figure 7. Typical propagation delay vs. input forward current.





Figure 8. Typical pulse width distortion vs. ambient temperature.



ALL DIODES ARE 1N916 OR EQUIVALENT C1 = 30 pF INCLUDING PROBE AND JIG CAPACITANCE.

Figure 9. Test circuit for  $\mathbf{t_{_{PHZ'}}t_{_{PZH'}}t_{_{PLZ}}}$  and  $\mathbf{t_{_{PZL}}}.$ 




Figure 11. Test diagram for common mode transient immunity and typical waveforms.




Figure 10. Typical enable propagation delay vs. ambient temperature.




Figure 12. Thermal derating curve, dependence of safety limiting value with case temperature per IEC/EN/DIN EN 60747-5-2.

### **Applications**




Figure 13. Recommended 20 MBd HCPL-2400/30 interface circuit.




Figure 15. Illustration of propagation delay skew  $-t_{psk}$ .




Figure 16. Parallel data transmission example.

Figure 14. Alternative HCPL-2400/30 interface circuit.




Figure 17. Modulation code selections.




Figure 18. Typical HCPL-2400/30 output schematic.

# Propagation Delay, Pulse-Width Distortion and Propagation Delay Skew

Propagation delay is a figure of merit which describes how quickly a logic signal propagates through a system. The propagation delay from low to high  $(t_{PLH})$  is the amount of time required for an input signal to propagate to the output, causing the output to change from low to high. Similarly, the propagation delay from high to low  $(t_{PHL})$  is the amount of time required for the input signal to propagate to the output, causing the output to change from high to low (see Figure 5).

Pulse-width distortion (PWD) results when  $t_{PLH}$  and  $t_{PHL}$  differ in value. PWD is defined as the difference between  $t_{PLH}$  and  $t_{PHL}$  and often determines the maximum data rate capability of a transmission system. PWD can be expressed in percent by dividing the PWD (in ns) by the minimum pulse width (in ns) being transmitted. Typically, PWD on the order of 20-30% of the minimum pulse width is tolerable; the exact figure depends on the particular application (RS232, RS422, T-1, etc.).

Propagation delay skew, t<sub>PSK</sub>, is an important parameter to consider in parallel data applications where synchronization of signals on parallel data lines is a concern. If the parallel data is being sent through a group of optocouplers, differences in propagation delays will cause the data to arrive at the outputs of the optocouplers at different times. If this difference in propagation delays is large enough, it will determine the maximum rate at which parallel data can be sent through the optocouplers.

Propagation delay skew is defined as the difference between the minimum and maximum propagation delays, either  $t_{\text{PLH}}$  or  $t_{\text{PHL}}$ , for any given group of optocouplers which are operating under the same conditions (i.e., the same drive current, supply voltage, output load, and operating temperature). As illustrated in Figure 15, if the inputs of a group of optocouplers are switched either ON or OFF at the same time,  $t_{\text{PSK}}$  is the difference between the shortest propagation delay, either  $t_{\text{PLH}}$  or  $t_{\text{PHL}}$ , and the longest pro-pagation delay, either  $t_{\text{PLH}}$  or  $t_{\text{PHL}}$ .

As mentioned earlier,  $t_{\rm PSK}$  can determine the maximum parallel data transmission rate. Figure 16 is the timing diagram of a typical parallel data application with both the clock and the data lines being sent through optocouplers. The figure shows data and clock signals at the inputs and outputs of the optocouplers. To obtain the maximum data transmission rate, both edges of the clock signals are being used to clock the data; if only one edge were used, the clock signal would need to be twice as fast.

Propagation delay skew represents the uncertainty of where an edge might be after being sent through an optocoupler. Figure 16 shows that there will be uncertainty in both the data and the clock lines. It is important that these two areas of uncertainty not overlap, otherwise the clock signal might arrive before all of the data outputs have settled, or some of the data outputs may start to change before the clock signal has arrived. From these considerations, the absolute minimum pulse width that can be sent through optocouplers in a parallel application is twice  $t_{\text{phz}}$ . A cautious design should use a slightly longer pulse width to ensure that any additional uncertainty in the rest of the circuit does not cause a problem.

The HCPL-2400/30 optocouplers offer the advantages of guaranteed specifications for propagation delays, pulsewidth distortion, and propagation delay skew over the recommended temperature, input current, and power supply ranges.

#### **Application Circuit**

A recommended LED drive circuit is shown in Figure 13. This circuit utilizes several techniques to minimize the total pulse-width distortion at the output of the optocoupler. By using two inverting TTL gates connected in series, the inherent pulse-width distortion of each gate cancels the distortion of the other gate. For best results, the two series-connected gates should be from the same package.

The circuit in Figure 13 also uses techniques known as prebias and peaking to enhance the performance of the optocoupler LED. Prebias is a small forward voltage applied to the LED when the LED is off. This small prebias voltage partially charges the junction capacitance of the LED, allowing the LED to turn on more quickly. The speed of the LED is further increased by applying momentary current peaks to the LED during the turn-on and turn-off transitions of the drive current. These peak currents help to charge and discharge the capacitances of the LED more quickly, shortening the time required for the LED to turn on and off.

Switching performance of the HCPL-2400/30 optocouplers is not sensitive to the TTL logic family used in the recommended drive circuit. The typical and worst-case switching parameters given in the data sheet can be met using common 74LS TTL inverting gates or buffers. Use of faster TTL families will slightly reduce the overall propagation delays from the input of the drive circuit to

the output of the optocoupler, but will not necessarily result in lower pulse-width distortion or propagation delay skew. This reduction in overall propagation delay is due to shorter delays in the drive circuit, not to changes in the propagation delays of the optocoupler; optocoupler propagation delays are not affected by the speed of the logic used in the drive circuit.

For product information and a complete list of distributors, please go to our website: www.avagotech.com

