


3.3V PECL Low Jitter XO

PB


7.0 x 5.0mm Ceramic SMD

Product Features

- 38.88 to 162 MHz Frequency Range
- <1 ps RMS jitter with non-PLL design
- Designed for standard reflow & washing techniques
- IBIS models available
- Pb-free & RoHS/Green compliant

Product Description


The PB Series 3.3V crystal clock oscillator achieves superb jitter and stability over a broad range of operating conditions and frequencies. The output clock signal, generated internally with a non-PLL oscillator design, is compatible with LVPECL logic levels. The device, available on tape and reel, is contained in a 7.0 x 5.0mm surface-mount ceramic package.

Applications


The PB Series is ideal for high-speed applications requiring low jitter, including:

- 1/10 Gigabit Ethernet
- 2/4/10G FibreChannel
- Serial Attached SCSI (SAS)
- Server & Storage platforms
- SONET/SDH linecards
- Passive Optical Network (PON) devices
- HD Video Systems

Package:




Recommended Land Pattern:



Pin Functions:

Pin	Function
1	OE or NC
2	OE or NC
3	Ground
4	Q Output
5	$\bar{Q}$ Output
6	V _{CC}

Part Ordering Information:



Following the above format, Saronix-eCera part numbers will be assigned upon confirmation of exact customer requirements.

Electrical Performance

Parameter	Min.	Typ.	Max.	Units	Notes
Output Frequency	38.88		162	MHz	As specified
Supply Voltage	2.97	3.30	3.63	V	
Supply Current, enabled		55	88	mA	
Supply Current, Disabled			0.03	mA	
Frequency Stability			±20 to ±50	ppm	See Note 1 below
Operating Temperature Range	-20		+70	°C	Commercial (standard)
	-40		+85		Industrial (standard)
Output Logic 0, V _{OL}			V _{CC} - 1.62	V	
Output Logic 1, V _{OH}	V _{CC} - 1.025			V	
Output Load	50Ω connected connected to V _{CC} - 2 V				output requires termination
Duty Cycle	45		55	%	measured 50% of waveform
Rise and Fall Time		500	850	ps	measured 20/80% of waveform
Jitter, Phase		0.5	1	ps RMS (1-σ)	12kHz to 20MHz frequency band
Jitter, Total			25	ps pk-pk	100,000 random periods

Notes:

- Stability includes all combinations of operating temperature, load changes, rated input (supply) voltage changes, initial calibration tolerance (25°C), aging (5 year at 40°C average effective ambient temperature), shock and vibration.
- For specifications other than those listed, please contact sales.

Output Enable / Disable Function

Parameter	Min.	Typ.	Max.	Units	Notes
Input Voltage (pin OE), Output Enable	0.7			V	or open
Input Voltage (pin OE), Output Disable (low power standby)			0.3	V	Output disabled to Hi-Z
Internal Pullup Resistance	50			kΩ	
Output Disable Delay			200	ns	
Output Enable Delay			10	ms	

Absolute Maximum Ratings

Parameter	Min.	Typ.	Max.	Units	Notes
Storage Temperature	-55		+125	°C	

The schematic diagram illustrates the test setup for the 74VHC04. It features two power supplies: a +2.0V supply and a -1.3V supply. Both supplies are decoupled with 0.1µF and 0.01µF capacitors. The +2.0V supply is connected to pins 6, 5, and 4 of the 74VHC04. The -1.3V supply is connected to pins 1, 2, and 3. A 50Ω termination resistor (Z = 50Ω) is connected between pins 5 and 4. The output of the inverter (pin 3) is connected to a test point, which is terminated with a 50Ω resistor. The test point is labeled 'Test Point (Termination internal to scope)'.

As per IPC/JEDEC J-STD-020C

Temperature - °C

260

217

1 to 3°C/sec max

Peak 260°C for 10 sec max

1 to 3°C/sec

60 to 90 sec


Time

4 to 6 minutes max

This product is rated to meet the following test conditions:

SaRonix-eCera™ is a Pericom® Semiconductor company • US: +1-408-435-0800 TW: +886-3-4518888 • www.saronix-ecera.com

Output Waveform



$$\text{Duty cycle} = 100\% \times (t_A) / (t_A + t_B)$$