



SFH6700/6701/6702/6705/6711/6712

Low Input Current Logic Gate Optocoupler

FEATURES

- Data Rate 5.0 Mbits/s (2.5 Mbit/s over Temperature)
- Buffer
- Isolation Test Voltage, 5300 V_{RMS} for 1.0 s
- TTL, LSTTL and CMOS Compatible
- Internal Shield for Very High Common Mode Transient Immunity
- Wide Supply Voltage Range (4.5 to 15 V)
- Low Input Current (1.6 mA to 5.0 mA)
- Three State Output (SFH6700/19)
- Totem Pole Output (SFH6701/02/11/12)
- Open Collector Output (SFH6705)
- Specified from 0°C to 85°C


APPLICATIONS

- Industrial Control
- Replace Pulse Transformers
- Routine Logic Interfacing
- Motion/Power Control
- High Speed Line Receiver
- Microprocessor System Interfaces
- Computer Peripheral Interfaces

DESCRIPTION

The SFH67xx high speed optocoupler series consists of a GaAlAs infrared emitting diode, optically coupled with an integrated photodetector. The detector incorporates a Schmitt-Trigger stage for improved noise immunity. Using the Enable input, the output can be switched to the high ohmic state, which is necessary for data bus applications. A Faraday shield provides a common mode transient immunity of 1000 V/μs at V_{CM}=50 V for SFH6700/01/02/05 and 2500 V/μs at V_{CM}=400 V for SFH6711/12/19.

The SFH67xx uses an industry standard DIP8 package. With standard lead bending, creepage distance and clearance of ≥7.0 mm with lead bending options 6, 7, and 9 ≥8 mm are achieved.



Truth Table (Positive Logic)

SFH6700/19			SFH6701/11/02/12/05	
IR Diode	Enable	Output	IR Diode	Output
on	H	Z	on	H
off	H	Z	off	L
on	L	H		
off	L	L		

Table 1. Maximum Ratings


Parameter	Sym.	Min.	Max.	Units
Emitter				
Reverse Voltage	V_R	—	3.0	V
DC Forward Current	I_F	—	10	mA
Surge Forward Current ($t_p \leq 1.0 \mu s$, 300 pulses/s)	I_{FSM}	—	1.0	A
Total Power Dissipation	P_{tot}	—	20	mW
Detector				
Supply Voltage	V_{CC}	-0.5	15	V
Three State Enable Voltage (SFH6700/19 only)	V_{EN}	-0.5	15	V
Output Voltage	V_O	-0.5	15	V
Average Output Current	I_O	—	25	mA
Total Power Dissipation	P_{tot}	—	100	mW
Package				
Storage Temperature Range	T_{stg}	-55	125	°C
Ambient Temperature Range	T_A	-40	85	°C
Lead Soldering Temperature ($t=10$ s)	T_S	—	260	°C
Isolation Test Voltage ($t=1.0$ s)	V_{ISO}	5300	—	V_{RMS}
Pollution Degree	—	—	2.0	
Creepage Distance and Clearance	Standard Lead Bending	—	7.0	mm
	Options 6, 7, 9	—	8.0	mm
Comparative Tracking Index per DIN IEC112/VDE 0303, part 1		—	175	400
Isolation Resistance	$V_{IO}=500$ V, $T_A=25^\circ\text{C}$	R_{ISO}	10^{12}	Ω
	$V_{IO}=500$ V, $T_A=100^\circ\text{C}$		10^{11}	Ω

Table 2. Recommended Operating Conditions

A 0.1 μF bypass capacitor connected between pins 5 and 8 must be used.

Parameter	Symbol	Min.	Max.	Unit
Supply Voltage	V_{CC}	4.5	15	V
Enable Voltage High (SFH6700/19)	V_{EH}	2.0	15	V
Enable Voltage Low (SFH6700/19)	V_{EL}	0	0.8	V
Forward Input Current	I_{Fon}	1.6 ⁽¹⁾	5.0	mA
Forward Input Current	I_{Foff}	—	0.1	mA
Operating Temperature	T_A	0	85	°C
Output Pull-up Resistor (SFH6705 only)	R_L	350	4k	Ω
Fan Out (SFH6705 at $R_L=1.0$ k Ω)	N	—	16	LS TTL Loads

1. We recommend using a 2.2 mA to permit at least 20% CTR degradation guard band.

Figure 1. Schematics

Characteristics

$0^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$; $4.5\text{ V} \leq V_{\text{CC}} \leq 15\text{ V}$; $1.6\text{ mA} \leq I_{\text{Fon}} \leq 5.0\text{ mA}$; $2.0 \leq V_{\text{EH}} \leq 15\text{ V}$; $0 \leq V_{\text{EL}} \leq 0.8\text{ V}$; $0\text{ mA} \leq I_{\text{Foff}} \leq 0.1\text{ mA}$

Typical values: $T_A = 25^{\circ}\text{C}$; $V_{\text{CC}} = 5.0\text{ V}$; $I_{\text{Fon}} = 3.0\text{ mA}$ unless otherwise specified

Parameter	Sym.	Min.	Typ.	Max.	Unit	Test Condition
Emitter						
Forward Voltage	V_F	—	1.6	1.75	V	$I_F = 5.0\text{ mA}$, $T_A = 25^{\circ}\text{C}$
		—	—	1.8	V	$I_F = 5.0\text{ mA}$
Input Current Hysteresis	I_{HYS}	—	0.1	—	mA	$V_{\text{CC}} = 5.0\text{ V}$, $I_{\text{HYS}} = I_{\text{Fon}} - I_{\text{Foff}}$
Reverse Current	I_R	—	0.5	10	μA	$V_R = 3.0\text{ V}$, $T_A = 25^{\circ}\text{C}$
Capacitance	C_0	—	60	—	pF	$V_R = 0\text{ V}$, $f = 1.0\text{ MHz}$, $T_A = 25^{\circ}\text{C}$
Thermal Resistance	R_{thJA}	—	700	—	K/W	—
Detector						
Logic Low Output Voltage	V_{OL}	—	—	0.5	V	$I_{\text{OL}} = 6.4\text{ mA}$
Logic High Output Voltage (except SFH6705)	V_{OH}	2.4	*	—	V	$I_{\text{OH}} = -2.6\text{ mA}$, $*V_{\text{OH}} = V_{\text{CC}} - 1.8\text{ V}$
Output Leakage Current ($V_{\text{OUT}} > V_{\text{CC}}$) (except SFH6705)	I_{OHH}	—	0.5	100	μA	$V_O = 5.5\text{ V}$, $V_{\text{CC}} = 4.5\text{ V}$, $I_F = 5.0\text{ mA}$
		—	1.0	500	μA	$V_O = 15\text{ V}$, $V_{\text{CC}} = 4.5\text{ V}$, $I_F = 5.0\text{ mA}$
Output Leakage Current (SFH6705 only)	I_{OHH}	—	0.5	100	μA	$V_O = 5.5\text{ V}$, $V_{\text{CC}} = 5.5\text{ V}$, $I_F = 5.0\text{ mA}$
		—	1.0	500	μA	$V_O = 15\text{ V}$, $V_{\text{CC}} = 15\text{ V}$, $I_F = 5.0\text{ mA}$
Logic High Enable Voltage (SFH6700/19 only)	V_{EH}	2.0	—	—	V	—
Logic Low Enable Voltage (SFH6700/19 only)	V_{EL}	—	—	0.8	V	—
Logic High Enable Current (SFH6700/19 only)	I_{EH}	—	—	20	μA	$V_{\text{EN}} = 2.7\text{ V}$
		—	—	100	μA	$V_{\text{EN}} = 5.5\text{ V}$
		—	0.001	250	μA	$V_{\text{EN}} = 15\text{ V}$
Logic Low Enable Current (SFH6700/19 only)	I_{EL}	-320	-50	—	μA	$V_{\text{EN}} = 0.4\text{ V}$
High Impedance State Output Current (SFH6700/19 only)	I_{OZL}	-20	—	—	μA	$V_O = 0.4\text{ V}$, $V_{\text{EN}} = 2.0\text{ V}$, $I_F = 5.0\text{ mA}$
		—	—	20	μA	$V_O = 2.4\text{ V}$, $V_{\text{EN}} = 2.0\text{ V}$, $I_F = 0$
		—	—	100	μA	$V_O = 5.5\text{ V}$, $V_{\text{EN}} = 2.0\text{ V}$, $I_F = 0$
		—	0.001	500	μA	$V_O = 15\text{ V}$, $V_{\text{EN}} = 2.0\text{ V}$, $I_F = 0$
Logic Low Supply Current	I_{CCL}	—	3.7	6.0	mA	$V_{\text{CC}} = 5.5\text{ V}$, $I_F = 0$
		—	4.1	6.5	mA	$V_{\text{CC}} = 15\text{ V}$, $I_F = 0$
Logic High Supply Current	I_{CCH}	—	3.4	4.0	mA	$V_{\text{CC}} = 5.5\text{ V}$, $I_F = 5.0\text{ mA}$
		—	3.7	5.0	mA	$V_{\text{CC}} = 15\text{ V}$, $I_F = 5.0\text{ mA}$
Logic Low Short Circuit Output Current	$I_{\text{OSL}}^{(2)}$	25	—	—	mA	$V_O = V_{\text{CC}} = 5.5\text{ V}$, $I_F = 0$
		40	—	—	mA	$V_O = V_{\text{CC}} = 15\text{ V}$, $I_F = 0$
Logic High Short Circuit Output Current (except SFH6705)	$I_{\text{OSH}}^{(2)}$	—	—	-10	mA	$V_{\text{CC}} = 5.5\text{ V}$, $V_O = 0\text{ V}$, $I_F = 5.0\text{ mA}$
		—	—	-25	mA	$V_{\text{CC}} = 15\text{ V}$, $V_O = 0\text{ V}$, $I_F = 5.0\text{ mA}$
Thermal Resistance	R_{thJA}	—	300	—	K/W	—
Package						
Coupling Capacitance	C_{IO}	—	0.6	—	pF	$f = 1.0\text{ MHz}$, pins 1–4 and 5–8 shorted together
Isolation Resistance	R_{ISO}	10^{12}	—	—	Ω	$V_{\text{IO}} = 500\text{ V}$, $T_A = 25^{\circ}\text{C}$
		10^{11}	—	—	Ω	$V_{\text{IO}} = 500\text{ V}$, $T_A = 100^{\circ}\text{C}$

2. Output short circuit time $\leq 10\text{ ms}$.

Table 3. Switching Times ⁽³⁾

$0^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$; $4.5\text{ V} \leq V_{CC} \leq 15\text{ V}$; $1.6\text{ mA} \leq I_{Fon} \leq 5.0\text{ mA}$; $2.0 \leq V_{EH} \leq 15\text{ V}$ (SFH6700/19);

$0 \leq V_{EL} \leq 0.8\text{ V}$ (SFH6700/19); $0\text{ mA} \leq I_{Foff} \leq 0.1\text{ mA}$

Typical values: $T_A = 25^{\circ}\text{C}$; $V_{CC} = 5.0\text{ V}$; $I_{Fon} = 3.0\text{ mA}$ unless otherwise specified

Parameter, SFH6700/01/02/11/12/19	Symbol	Min.	Typ.	Max.	Unit	Test Condition
Propagation Delay Time to Logic Low Output Level	t_{PHL}	—	120	—	ns	Without Peaking Capacitor
		—	115	300		With Peaking Capacitor
Propagation Delay Time to Logic Low Output Level	t_{PLH}	—	125	—	ns	Without Peaking Capacitor
		—	90	300		With Peaking Capacitor
Output Enable Time to Logic High (SFH6700/19)	t_{PZH}	—	20	—	ns	—
Output Enable Time to Logic Low (SFH6700/19)	t_{PZL}	—	25	—	ns	—
Output Disable Time from Logic High (SFH6700/19)	t_{PHZ}	—	50	—	ns	—
Output Disable Time from Logic Low (SFH6700/19)	t_{PLZ}	—	50	—	ns	—
Output Rise Time	t_r	—	40	—	ns	10% to 90%
Output Fall Time	t_f	—	10	—	ns	90% to 10%

Switching Times ⁽³⁾

Typical values: $T_A = 25^{\circ}\text{C}$, $V_{CC} = 5.0\text{ V}$; $I_{Fon} = 3.0\text{ mA}$, $R_L = 390\ \Omega$, unless otherwise specified

Parameter, SFH6705	Symbol	Min.	Typ.	Max.	Unit	Test Condition
Propagation Delay Time to Logic Low Output Level	t_{PHL}	—	115	—	ns	Without Peaking Capacitor
		—	105	300		With Peaking Capacitor
Propagation Delay Time to Logic Low Output Level	t_{PLH}	—	125	—	ns	Without Peaking Capacitor
		—	90	300		With Peaking Capacitor
Output Rise Time	t_r	—	25	—	ns	10% to 90%
Output Fall Time	t_f	—	4	—	ns	90% to 10%

Common Mode Transient Immunity $T_A = 25^{\circ}\text{C}$, $V_{CC} = 5.0\text{ V}$ ⁽⁴⁾

Parameter	Device	Symbol	Min.	Unit	Test Condition
Logic High Common Mode Transient Immunity	SFH6700/01/02/05	$ CM_H $ ⁽⁴⁾	1000	V/ μs	$ V_{CM} = 50\text{ V}$, $I_F = 1.6\text{ mA}$
	SFH6711/12/19		2500	V/ μs	$ V_{CM} = 400\text{ V}$, $I_F = 1.6\text{ mA}$
Logic Low Common Mode Transient Immunity	SFH6700/01/02/05	$ CM_L $ ⁽⁴⁾	1000	V/ μs	$ V_{CM} = 50\text{ V}$, $I_F = 0$
	SFH6711/12/19		2500	V/ μs	$ V_{CM} = 400\text{ V}$, $I_F = 0$

3. A $0.1\ \mu\text{F}$ bypass capacitor connected between pins 5 and 8 must be used.

4. CM_H is the maximum slew rate of a common mode voltage V_{CM} at which the output voltage remains at logic high level ($V_O > 2.0\text{ V}$).

CM_L is the maximum slew rate of a common mode voltage V_{CM} at which the output voltage remains at logic low level ($V_O < 0.8\text{ V}$).



Figure 2. Permissible Total Power Dissipation vs. Temperature**Figure 3. Typical Input Diode Forward Current vs. Forward Voltage**

Figure 4. Typical Forward Input Voltage vs. Temperature




Figure 5. Typical Output Voltage vs. Forward Input Current (except SFH6705)




Figure 6. Typical Output Forward Voltage vs. Forward Input Current (only SFH6705)




Figure 7. Typical Supply Current vs. Temperature




Figure 8. Typical Output Leakage Current vs. Temperature




Figure 9. Typical Low Level Output Current vs. Temperature




Figure 10. Typical Low Level Output Voltage vs. Temperature




Figure 11. Typical High Level Output Current vs. Temperature (except SFH6705)




Figure 12. Typical Rise, Fall Time vs. Temperature (except SFH6705)




Figure 13. Typical Propagation Delays to Logic High vs. Temperature (except SFH6705)




Figure 14. Typical Propagation Delays to Logic Low vs. Temperature (except SFH6705)




Figure 15. Typical Propagation Delays to Logic High vs. Temperature (except SFH6705)




Figure 16. Typical Propagation Delays to Logic Low vs. Temperature




Figure 17. Typical Propagation Delays to Logic High vs. Temperature




Figure 18. Typical Propagation Delays to Logic Low vs. Temperature




Figure 19. Typical Propagation Delays to Logic High vs. Temperature




Figure 20. Typical Propagation Delays to Logic Low vs. Temperature (except SFH6705)




Figure 21. Typical Logic Low Enable Propagation Delays vs. Temperature (only SFH6700/11)




Figure 22. Typical Logic High Enable Propagation Delays vs. Temperature (only SFH6700/11)




Figure 23. Typical Propagation Delays vs. Pulse Input Current (only SFH6705)




Figure 24. Typical Propagation Delays to High Level vs. Temperature (only SFH6705)




Figure 25. Typical Propagation Delays to Low Level vs. Temperature (only SFH6705)




Figure 26. Typical Rise, Fall Time vs. Temperature (only SFH6705)




Figure 27. Test Circuit for t_{PLH} , t_{PHL} , t_r and t_f —SFH6700/01/02/11/12/19





Figure 28. Test Circuit for t_{PLH} , t_{PHL} , t_r and t_f —SFH6705



[illegible]

Circuit Diagram:

- The circuit uses an SFH6701/02/11/12 optocoupler.
- Pin 1:** Connected to a pulse generator through a resistor R .
- Pin 2:** Connected to the input of the internal switch.
- Pin 3:** Connected to the output of the internal switch.
- Pin 4:** Connected to ground.
- Pin 5:** Connected to ground.
- Pin 6:** Connected to ground.
- Pin 7:** Output V_O Monitoring Node, connected to a $0.1 \mu\text{F}$ bypass capacitor.
- Pin 8:** Connected to V_{CC} .

Timing Diagram:

- VCM:** A square wave signal with a high level of $400 \text{ V} / 50 \text{ V}$ and a low level of 0 V .
- Output V_O :**
 - Switch at A: $I_F = 1.6 \text{ mA}$** (High current state): The output V_O is high (V_{OH}) when VCM is low and drops to a minimum ($V_{O(\min)}$) when VCM is high.
 - Switch at B: $I_F = 0 \text{ mA}$** (Low current state): The output V_O is low (V_{OL}) when VCM is low and rises to a maximum ($V_{O(\max)}$) when VCM is high.

The circuit diagram shows a 74VHC00 inverter. The input is connected to a switch A. The output is connected to a load resistor R_L and a 0.1 μF bypass capacitor. The output is monitored at the output node. The waveforms show the input voltage V_{CM} as a square wave between 0 V and 50 V. The output voltage V_O is shown for two cases: Switch at A ($I_F = 1.6 \text{ mA}$) and Switch at B ($I_F = 0 \text{ mA}$).