7

6

П СОМР

] v_{cc+}

OUT

OFFSET N2

P PACKAGE (TOP VIEW)

N1/COMP

IN- **□** 2

IN+ 3

 V_{CC}

SLOS368 - JUNE 2001

- Low Power Consumption
- Wide Common-Mode and Differential Voltage Ranges
- Low Input Bias and Offset Currents
- Output Short-Circuit Protection
- Low Total Harmonic Distortion . . . 0.003% Typ
- High Input Impedance . . . JFET Input Stage
- External Frequency Compensation
- Common-Mode Input Voltage Range Includes V_{CC+}
- Latch-Up-Free Operation
- High Slew Rate . . . 13 V/μs Typ

description

The TL080 JFET-input operational amplifier incorporates well-matched, high-voltage JFET and bipolar transistors in an integrated circuit. This device features high slew rates, low input bias and offset currents, and a low offset-voltage temperature coefficient. Offset adjustment and external-compensation options are available.

The TL080C is characterized for operation from 0°C to 70°C.

AVAILABLE OPTIONS


		PACKAGE		
TA	V _{IO} max AT 25°C	PLASTIC DIP (P)		
0°C to 70°C	10 mV	TL080CP		



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



schematic



All component values shown are nominal.

SLOS368 - JUNE 2001

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage (see Note 1):V _{CC+}	18 V
V _{CC}	–18 V
Differential input voltage, V _{ID} (see Note 2)	±30 V
Input voltage, V _I (see Notes 1 and 3)	±15 V
Duration of short-circuit current (see Note 4)	Unlimited
Package thermal impedance, θ _{JA} (see Notes 5 and 6)	85°C/W
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C
Storage temperature range, T _{stg}	-65°C to 150°C

- NOTES: 1. All voltage values, except differential voltages, are with respect to the midpoint between V_{CC+} and V_{CC-}.
 - 2. Differential voltages are at IN+ with respect to IN-.
 - 3. The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15 V, whichever is less.
 - 4. The output can be shorted to ground or to either supply. Temperature and/or supply voltages must be limited to ensure that the dissipation rating is not exceeded.
 - Maximum power dissipation is a function of T_J(max), θ_{JA}, and T_A. The maximum allowable power dissipation at any allowable ambient temperature is P_D = (T_J(max) – T_A)/θ_{JA}. Operating at the absolute maximum T_J of 150°C can impact reliability.
 - 6. The package thermal impedance is calculated in accordance with JESD 51-7.

electrical characteristics, $V_{CC\pm}$ = ± 15 V (unless otherwise noted)

	PARAMETER	TEST CO	ONDITIONS	T _A †	MIN	TYP	MAX	UNIT
VIO	Input offset voltage	Vo = 0	Pa - 50 O	25°C		3	15	mV
VIO	input offset voltage	$V_O = 0$, $R_S = 50 \Omega$		Full range			20	IIIV
$\alpha_{V_{IO}}$	Temperature coefficient of input offset voltage	$V_{O} = 0$,	$R_S = 50 \Omega$	Full range		18		μV/°C
10	Input offset current‡	V _O = 0		25°C		5	200	pА
10	input onset current+	ΛO = 0		Full range			2	nA
I _{IB}	Input bias current‡	V _O = 0		25°C		30	400	pА
ПР	input bias current	νO = 0		Full range			10	nA
VICR	Common-mode input voltage range			25°C	±11	-12 to 15		٧
		$R_L = 10 \text{ k}\Omega$		25°C	±12	±13.5		
Vом	Maximum peak output voltage swing	$R_L \geq 10 \; k\Omega$		Full range	±12			V
		$R_L \ge 2 k\Omega$			±10	±12		
AVD	Large-signal differential voltage amplification	$V_O = \pm 10 \text{ V}, R_L \ge 2 \text{ k}\Omega$		25°C	25	200		V/mV
7.00	Large digital amore that voltage amplification	VO = ±10 V,		Full range	15			*/!!!*
B ₁	Unity-gain bandwidth			25°C		3		MHz
rį	Input resistance			25°C		1012		Ω
CMRR	Common-mode rejection ratio	$V_{IC} = V_{ICR}$ $V_{O} = 0, R_{S}$		25°C	70	86		dB
k _{SVR}	Supply-voltage rejection ratio ($\Delta V_{CC\pm}/\Delta V_{IO}$)	$V_{CC} = \pm 15 \text{ V to } \pm 9 \text{ V},$ $V_{O} = 0, R_{S} = 50 \Omega$		25°C	70	86		dB
Icc	Supply current	$V_{O} = 0$,	No load	25°C		1.4	2.8	mA
V _{O1} /V _{O2}	Crosstalk attenuation	A _{VD} = 100		25°C		120		dB

[†] All characteristics are measured under open-loop conditions with zero common-mode voltage unless otherwise specified. Full range for T_A is -40°C to 85°C.

[‡] Input bias currents of a FET-input operational amplifier are normal junction reverse currents, which are temperature sensitive, as shown in Figure 5. Pulse techniques must be used that will maintain the junction temperature as close to the ambient temperature as possible.



[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

operating characteristics, $V_{CC\pm}$ = ±15 V, T_A = 25°C

	PARAMETER		MIN	TYP	MAX	UNIT		
SR	Slew rate at unity gain	V _I = 10 V,	$R_L = 2 k\Omega$, $C_L = 100 pF$, Se	ee Figure 1	8	13		V/μs
Γ	Rise-time overshoot factor	\/: 20 m\/	$R_{I} = 2 k\Omega$, $C_{I} = 100 pF$, Se	Coo Figure 1		0.05		μs
t _r	Rise-time overshoot factor	$V_{I} = 20 \text{ mV},$	KL = 2 KS2, CL = 100 pr, 30	ee rigule i		20%		
V Fautivalent input pains valtage		$R_S = 100 \Omega$	f = 1 kHz			18		nV/√ Hz
V _n	Equivalent input noise voltage	KS = 100 22	f = 10 Hz to 10 kHz			4		μV
In	Equivalent input noise current	$R_S = 100 \Omega$,	f = 1 kHz			0.01		pA/√ Hz
THD	Total harmonic distortion	$V_{O(rms)} = 10 V,$	$R_S \le 1 \text{ k}\Omega$, $R_L \ge 2 \text{ k}\Omega$, $f =$	= 1 kHz	0	.003%	·	-

APPLICATION INFORMATION




Figure 1. Unity-Gain Amplifier




Figure 2. Gain-of-10 Inverting Amplifier




Figure 3. Feed-Forward Compensation





Figure 4. Input Offset Voltage Null Circuit

Table of Graphs

			FIGURE
Vом	Maximum peak output voltage	vs Frequency vs Free-air temperature vs Load resistance vs Supply voltage	5, 6, 7 8 9 10
A _{VD}	Large-signal differential voltage amplification	vs Free-air temperature vs Frequency	11 12
	Differential voltage amplification	vs Frequency	13
PD	Total power dissipation	vs Free-air temperature	14
lcc	Supply current	vs Free-air temperature vs Supply voltage	14 15
I _{IB}	Input bias current	vs Free-air temperature	16
	Large-signal pulse response	vs Time	17
VO	Output voltage	vs Elapsed time	18
CMRR	Common-mode rejection ratio	vs Free-air temperature	19
٧n	Equivalent input noise voltage	vs Frequency	20
THD	Total harmonic distortion	vs Frequency	21

MAXIMUM PEAK OUTPUT VOLTAGE



MAXIMUM PEAK OUTPUT VOLTAGE






Figure 6

MAXIMUM PEAK OUTPUT VOLTAGE vs **FREQUENCY** ±15 $V_{CC\pm}$ = ±15 VV_{OM} - Maximum Peak Output Voltage - V $R_L = 2 k\Omega$ T_A = 25°C ±12.5 See Figure 2 ±10 $T_A = -55^{\circ}C$ ± 7.5 T_A = 125°C $\pm \mathbf{5}$ ± 2.5 10 k 40 k 100 k 400 k 1 M 4 M 10 M f - Frequency - Hz



Figure 7





rigule o

MAXIMUM PEAK OUTPUT VOLTAGE vs







Figure 10






SUPPLY CURRENT PER AMPLIFIER

DIFFERENTIAL VOLTAGE AMPLIFICATION vs FREQUENCY WITH FEED-FORWARD COMPENSATION




FREE-AIR TEMPERATURE 2.0 $V_{CC\pm} = \pm 15 V$ 1.8 No Signal No Load 1.6 CC \pm – Supply Current – mA 1.4 1.2 1.0 0.8 0.6 0.4 0.2 0 -50 -25 25 -75 0 50 75 100 125 T_A - Free-Air Temperature - °C

Figure 14



INPUT BIAS CURRENT FREE-AIR TEMPERATURE 100 $V_{CC\pm} = \pm 15 V$ I_{IB} - Input Bias Current - nA 10 0.1 0.01 - 25 - 50 25 50 75 100 125 T_A - Free-Air Temperature - °C

Figure 16







Figure 17

Figure 18





TOTAL HARMONIC DISTORTION






Figure 21

APPLICATION INFORMATION




Figure 22. IC Preamplifier





PACKAGE OPTION ADDENDUM

18-Feb-2005

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins Pa	ackage Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
TL080CP	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
TL080IP	OBSOLETE	PDIP	Р	8		None	Call TI	Call TI

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - May not be currently available - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

None: Not yet available Lead (Pb-Free).

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean "Pb-Free" and in addition, uses package materials that do not contain halogens, including bromine (Br) or antimony (Sb) above 0.1% of total product weight.


(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDECindustry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001

For the latest package information, go to $http://www.ti.com/sc/docs/package/pkg_info.htm$

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated