



25AA02E48/25AA02E64

2K SPI Bus Serial EEPROMs with EUI-48™ or EUI-64™ Node Identity


Device Selection Table

Part Number	Vcc Range	Page Size	Temp. Ranges	Packages	Node Address
25AA02E48	1.8-5.5V	16 Bytes	I	SN, OT	EUI-48™
25AA02E64	1.8-5.5V	16 Bytes	I	SN, OT	EUI-64™

Features:

- Pre-programmed Globally Unique, 48-bit or 64-bit Node Address
- Compatible with EUI-48™ and EUI-64™
- 10 MHz max. Clock Frequency
- Low-Power CMOS Technology:
 - Max. Write Current: 5 mA at 5.5V
 - Read Current: 5 mA at 5.5V, 10 MHz
 - Standby Current: 1 μ A at 2.5V
- 256 x 8-bit Organization
- Write Page mode (up to 16 bytes)
- Sequential Read
- Self-Timed Erase and Write Cycles (5 ms max.)
- Block Write Protection:
 - Protect none, 1/4, 1/2 or all of array
- Built-in Write Protection:
 - Power-on/off data protection circuitry
 - Write enable latch
 - Write-protect pin
- High Reliability:
 - Endurance: 1,000,000 erase/write cycles
 - Data retention: >200 years
 - ESD protection: >4000V
- Temperature Ranges Supported:
 - Industrial (I): -40°C to +85°C
- Pb-Free and RoHS Compliant

Package Types (not to scale)



Description:

The Microchip Technology Inc. 25AA02E48/25AA02E64 (25AA02EXX*) is a 2 Kbit Serial Electrically Erasable Programmable Read-Only Memory (EEPROM). The memory is accessed via a simple Serial Peripheral Interface (SPI) compatible serial bus. The bus signals required are a clock input (SCK) plus separate data in (SI) and data out (SO) lines. Access to the device is controlled through a Chip Select (CS) input.

Communication to the device can be paused via the hold pin (HOLD). While the device is paused, transitions on its inputs will be ignored, with the exception of Chip Select, allowing the host to service higher priority interrupts.

The 25AA02EXX is available in the standard 8-lead SOIC and 6-lead SOT-23 packages.

Pin Function Table

Name	Function
$\overline{\text{CS}}$	Chip Select Input
SO	Serial Data Output
$\overline{\text{WP}}$	Write-Protect
Vss	Ground
SI	Serial Data Input
SCK	Serial Clock Input
HOLD	Hold Input
Vcc	Supply Voltage

*25AA02EXX is used in this document as a generic part number for the 25AA02E48/25AA02E64 devices.

25AA02E48/25AA02E64

1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings^(†)

V _{CC}	6.5V
All inputs and outputs w.r.t. V _{SS}	-0.6V to V _{CC} +1.0V
Storage temperature	-65°C to 150°C
Ambient temperature under bias	-40°C to 85°C
ESD protection on all pins	4 kV

† NOTICE: Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for an extended period of time may affect device reliability.

TABLE 1-1: DC CHARACTERISTICS

DC CHARACTERISTICS			Industrial (I): T _A = -40°C to +85°C V _{CC} = 1.8V to 5.5V			
Param. No.	Sym.	Characteristic	Min.	Max.	Units	Test Conditions
D001	V _{IH1}	High-level Input voltage	0.7 V _{CC}	V _{CC} +1	V	
D002	V _{IL1}	Low-level Input Voltage	-0.3	0.3 V _{CC}	V	V _{CC} ≥ 2.7V (Note 1)
D003	V _{IL2}		-0.3	0.2 V _{CC}	V	V _{CC} < 2.7V (Note 1)
D004	V _{OL}	Low-level Output Voltage	—	0.4	V	I _{OL} = 2.1 mA
D005	V _{OL}		—	0.2	V	I _{OL} = 1.0 mA, V _{CC} < 2.5V
D006	V _{OH}	High-level Output Voltage	V _{CC} -0.5	—	V	I _{OH} = -400 μA
D007	I _{LI}	Input Leakage Current	—	±1	μA	$\overline{CS}$ = V _{CC} , V _{IN} = V _{SS} or V _{CC}
D008	I _{LO}	Output Leakage Current	—	±1	μA	$\overline{CS}$ = V _{CC} , V _{OUT} = V _{SS} or V _{CC}
D009	C _{INT}	Internal Capacitance (all inputs and outputs)	—	7	pF	T _A = 25°C, CLK = 1.0 MHz, V _{CC} = 5.0V (Note 1)
D010	I _{CC} Read	Operating Current	—	5	mA	V _{CC} = 5.5V; F _{CLK} = 10.0 MHz; SO = Open
			—	2.5	mA	V _{CC} = 2.5V; F _{CLK} = 5.0 MHz; SO = Open
D011	I _{CC} Write		—	5	mA	V _{CC} = 5.5V
			—	3	mA	V _{CC} = 2.5V
D012	I _{CCS}	Standby Current	—	1	μA	$\overline{CS}$ = V _{CC} = 2.5V, Inputs tied to V _{CC} or V _{SS} , T _A = +85°C

Note: This parameter is periodically sampled and not 100% tested.

TABLE 1-2: AC CHARACTERISTICS

AC CHARACTERISTICS			Industrial (I): $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ $V_{CC} = 1.8\text{V}$ to 5.5V			
Param. No.	Sym.	Characteristic	Min.	Max.	Units	Test Conditions
1	FCLK	Clock Frequency	—	10	MHz	$4.5\text{V} \leq V_{CC} < 5.5\text{V}$
			—	5	MHz	$2.5\text{V} \leq V_{CC} < 4.5\text{V}$
			—	3	MHz	$1.8\text{V} \leq V_{CC} < 2.5\text{V}$
2	TCSS	$\overline{\text{CS}}$ Setup Time	50	—	ns	$4.5\text{V} \leq V_{CC} < 5.5\text{V}$
			100	—	ns	$2.5\text{V} \leq V_{CC} < 4.5\text{V}$
			150	—	ns	$1.8\text{V} \leq V_{CC} < 2.5\text{V}$
3	TCSH	$\overline{\text{CS}}$ Hold Time	100	—	ns	$4.5\text{V} \leq V_{CC} < 5.5\text{V}$
			200	—	ns	$2.5\text{V} \leq V_{CC} < 4.5\text{V}$
			250	—	ns	$1.8\text{V} \leq V_{CC} < 2.5\text{V}$
4	TCSD	$\overline{\text{CS}}$ Disable Time	50	—	ns	—
5	Tsu	Data Setup Time	10	—	ns	$4.5\text{V} \leq V_{CC} < 5.5\text{V}$
			20	—	ns	$2.5\text{V} \leq V_{CC} < 4.5\text{V}$
			30	—	ns	$1.8\text{V} \leq V_{CC} < 2.5\text{V}$
6	THD	Data Hold Time	20	—	ns	$4.5\text{V} \leq V_{CC} < 5.5\text{V}$
			40	—	ns	$2.5\text{V} \leq V_{CC} < 4.5\text{V}$
			50	—	ns	$1.8\text{V} \leq V_{CC} < 2.5\text{V}$
7	TR	CLK Rise Time	—	100	ns	(Note 1)
8	TF	CLK Fall Time	—	100	ns	(Note 1)
9	THI	Clock High Time	50	—	ns	$4.5\text{V} \leq V_{CC} < 5.5\text{V}$
			100	—	ns	$2.5\text{V} \leq V_{CC} < 4.5\text{V}$
			150	—	ns	$1.8\text{V} \leq V_{CC} < 2.5\text{V}$
10	TLO	Clock Low Time	50	—	ns	$4.5\text{V} \leq V_{CC} < 5.5\text{V}$
			100	—	ns	$2.5\text{V} \leq V_{CC} < 4.5\text{V}$
			150	—	ns	$1.8\text{V} \leq V_{CC} < 2.5\text{V}$
11	TCLD	Clock Delay Time	50	—	ns	—
12	TCLE	Clock Enable Time	50	—	ns	—
13	Tv	Output Valid from Clock Low	—	50	ns	$4.5\text{V} \leq V_{CC} < 5.5\text{V}$
			—	100	ns	$2.5\text{V} \leq V_{CC} < 4.5\text{V}$
			—	160	ns	$1.8\text{V} \leq V_{CC} < 2.5\text{V}$
14	THO	Output Hold Time	0	—	ns	(Note 1)
15	TDis	Output Disable Time	—	40	ns	$4.5\text{V} \leq V_{CC} < 5.5\text{V}$ (Note 1)
			—	80	ns	$2.5\text{V} \leq V_{CC} < 4.5\text{V}$ (Note 1)
			—	160	ns	$1.8\text{V} \leq V_{CC} < 2.5\text{V}$ (Note 1)
16	THS	$\overline{\text{HOLD}}$ Setup Time	20	—	ns	$4.5\text{V} \leq V_{CC} < 5.5\text{V}$
			40	—	ns	$2.5\text{V} \leq V_{CC} < 4.5\text{V}$
			80	—	ns	$1.8\text{V} \leq V_{CC} < 2.5\text{V}$

Note 1: This parameter is periodically sampled and not 100% tested.

2: This parameter is not tested but ensured by characterization. For endurance estimates in a specific application, please consult the Total Endurance™ Model which can be obtained from Microchip's web site at www.Microchip.com.

3: Twc begins on the rising edge of $\overline{\text{CS}}$ after a valid write sequence and ends when the internal write cycle is complete.

25AA02E48/25AA02E64

TABLE 1-2: AC CHARACTERISTICS (CONTINUED)

AC CHARACTERISTICS			Industrial (I): TA = -40°C to +85°C VCC = 1.8V to 5.5V			
Param. No.	Sym.	Characteristic	Min.	Max.	Units	Test Conditions
17	THH	$\overline{\text{HOLD}}$ Hold Time	20 40 80	— — —	ns ns ns	4.5V ≤ VCC < 5.5V 2.5V ≤ VCC < 4.5V 1.8V ≤ VCC < 2.5V
18	THZ	$\overline{\text{HOLD}}$ Low to Output High-Z	30 60 160	— — —	ns ns ns	4.5V ≤ VCC < 5.5V (Note 1) 2.5V ≤ VCC < 4.5V (Note 1) 1.8V ≤ VCC < 2.5V (Note 1)
19	THV	$\overline{\text{HOLD}}$ High to Output Valid	30 60 160	— — —	ns ns ns	4.5V ≤ VCC < 5.5V 2.5V ≤ VCC < 4.5V 1.8V ≤ VCC < 2.5V
20	TWC	Internal Write Cycle Time (byte or page)	—	5	ms	(Note 3)
21	—	Endurance	1M	—	E/W Cycles	25°C, VCC = 5.5V (Note 2)

Note 1: This parameter is periodically sampled and not 100% tested.

2: This parameter is not tested but ensured by characterization. For endurance estimates in a specific application, please consult the Total Endurance™ Model which can be obtained from Microchip's web site at www.Microchip.com.

3: TWC begins on the rising edge of $\overline{\text{CS}}$ after a valid write sequence and ends when the internal write cycle is complete.

TABLE 1-3: AC TEST CONDITIONS

AC Waveform:	
VLO = 0.2V	—
VHI = VCC - 0.2V	(Note 1)
VHI = 4.0V	(Note 2)
CL = 100 pF	—
Timing Measurement Reference Level	
Input	0.5 VCC
Output	0.5 VCC

Note 1: For VCC ≤ 4.0V

2: For VCC > 4.0V

FIGURE 1-1: HOLD TIMING




FIGURE 1-2: SERIAL INPUT TIMING





FIGURE 1-3: SERIAL OUTPUT TIMING



2.0 FUNCTIONAL DESCRIPTION

2.1 Principles of Operation

The 25AA02EXX is a 256-byte Serial EEPROM designed to interface directly with the Serial Peripheral Interface (SPI) port of many of today's popular microcontroller families, including Microchip's PIC® microcontrollers. It may also interface with microcontrollers that do not have a built-in SPI port by using discrete I/O lines programmed properly in software to match the SPI protocol.

The 25AA02EXX contains an 8-bit instruction register. The device is accessed via the SI pin, with data being clocked in on the rising edge of SCK. The $\overline{\text{CS}}$ pin must be low and the HOLD pin must be high for the entire operation.

Table 2-1 contains a list of the possible instruction bytes and format for device operation. All instructions, addresses, and data are transferred MSb first, LSb last.

Data (SI) is sampled on the first rising edge of SCK after $\overline{\text{CS}}$ goes low. If the clock line is shared with other peripheral devices on the SPI bus, the user can assert the HOLD input and place the 25AA02EXX in 'HOLD' mode. After releasing the HOLD pin, operation will resume from the point when the HOLD was asserted.

2.2 Read Sequence

The device is selected by pulling $\overline{\text{CS}}$ low. The 8-bit READ instruction is transmitted to the 25AA02EXX followed by an 8-bit address. See Figure 2-1 for more details.

After the correct READ instruction and address are sent, the data stored in the memory at the selected address is shifted out on the SO pin. Data stored in the memory at the next address can be read sequentially by continuing to provide clock pulses to the slave. The internal Address Pointer automatically increments to the next higher address after each byte of data is shifted out. When the highest address is reached (FFh), the address counter rolls over to address 00h allowing the read cycle to be continued indefinitely. The read operation is terminated by raising the $\overline{\text{CS}}$ pin (Figure 2-1).

2.3 Write Sequence

Prior to any attempt to write data to the 25AA02EXX, the write enable latch must be set by issuing the WREN instruction (Figure 2-4). This is done by setting $\overline{\text{CS}}$ low and then clocking out the proper instruction into the 25AA02EXX. After all eight bits of the instruction are transmitted, $\overline{\text{CS}}$ must be driven high to set the write enable latch. If the write operation is initiated immediately after the WREN instruction without $\overline{\text{CS}}$ driven high, data will not be written to the array since the write enable latch was not properly set.

After setting the write enable latch, the user may proceed by driving $\overline{\text{CS}}$ low, issuing a WRITE instruction, followed by the remainder of the address, and then the data to be written. Up to 16 bytes of data can be sent to the device before a write cycle is necessary. The only restriction is that all of the bytes must reside in the same page. Additionally, a page address begins with XXXX 0000 and ends with XXXX 1111. If the internal address counter reaches XXXX 1111 and clock signals continue to be applied to the chip, the address counter will roll back to the first address of the page and overwrite any data that previously existed in those locations.

Note: Page write operations are limited to writing bytes within a single physical page, **regardless** of the number of bytes actually being written. Physical page boundaries start at addresses that are integer multiples of the page buffer size (or 'page size') and, end at addresses that are integer multiples of page size – 1. If a Page Write command attempts to write across a physical page boundary, the result is that the data wraps around to the beginning of the current page (overwriting data previously stored there), instead of being written to the next page as might be expected. It is therefore necessary for the application software to prevent page write operations that would attempt to cross a page boundary.

For the data to be actually written to the array, the $\overline{\text{CS}}$ must be brought high after the Least Significant bit (D0) of the n^{th} data byte has been clocked in. If $\overline{\text{CS}}$ is driven high at any other time, the write operation will not be completed. Refer to Figure 2-2 and Figure 2-3 for more detailed illustrations on the byte write sequence and the page write sequence respectively. While the write is in progress, the STATUS register may be read to check the status of the WIP, WEL, BP1 and BP0 bits (Figure 2-6). Attempting to read a memory array location will not be possible during a write cycle. Polling the WIP bit in the STATUS register is recommended in order to determine if a write cycle is in progress. When the write cycle is completed, the write enable latch is reset.

BLOCK DIAGRAM





TABLE 2-1: INSTRUCTION SET

Instruction Name	Instruction Format	Description
READ	0000 x011	Read data from memory array beginning at selected address
WRITE	0000 x010	Write data to memory array beginning at selected address
WRDI	0000 x100	Reset the write enable latch (disable write operations)
WREN	0000 x110	Set the write enable latch (enable write operations)
RDSR	0000 x101	Read STATUS register
WRSR	0000 x001	Write STATUS register

x = don't care

FIGURE 2-1: READ SEQUENCE



25AA02E48/25AA02E64

FIGURE 2-2: BYTE WRITE SEQUENCE





FIGURE 2-3: PAGE WRITE SEQUENCE



2.4 Write Enable (WREN) and Write Disable (WRDI)

The 25AA02EXX contains a write enable latch. See [Table 2-4](#) for the Write-Protect Functionality Matrix. This latch must be set before any write operation will be completed internally. The WREN instruction will set the latch, and the WRDI will reset the latch.

The following is a list of conditions under which the write enable latch will be reset:

- Power-up
- WRDI instruction successfully executed
- WRSR instruction successfully executed
- WRITE instruction successfully executed
- $\overline{WP}$ pin is brought low

FIGURE 2-4: WRITE ENABLE SEQUENCE (WREN)





FIGURE 2-5: WRITE DISABLE SEQUENCE (WRDI)



2.5 Read Status Register Instruction (RDSR)

The Read Status Register instruction (RDSR) provides access to the STATUS register. See Figure 2-6 for the RDSR timing sequence. The STATUS register may be read at any time, even during a write cycle. The STATUS register is formatted as follows:

TABLE 2-2: STATUS REGISTER

7	6	5	4	3	2	1	0
–	–	–	–	W/R	W/R	R	R
X	X	X	X	BP1	BP0	WEL	WIP


W/R = writable/readable. R = read-only.

The **Write-In-Process (WIP)** bit indicates whether the 25AA02EXX is busy with a write operation. When set to a '1', a write is in progress, when set to a '0', no write is in progress. This bit is read-only.

The **Write Enable Latch (WEL)** bit indicates the status of the write enable latch and is read-only. When set to a '1', the latch allows writes to the array, when set to a '0', the latch prohibits writes to the array. The state of this bit can always be updated via the WREN or WRDI commands regardless of the state of write protection on the STATUS register. These commands are shown in Figure 2-4 and Figure 2-5.

The **Block Protection (BP0 and BP1)** bits indicate which blocks are currently write-protected. These bits are set by the user issuing the WRSR instruction, which is shown in Figure 2-7. These bits are nonvolatile and are described in more detail in Table 2-3.

FIGURE 2-6: READ STATUS REGISTER TIMING SEQUENCE (RDSR)




2.6 Write Status Register Instruction (WRSR)

The Write Status Register instruction (WRSR) allows the user to write to the nonvolatile bits in the STATUS register as shown in Table 2-2. See Figure 2-7 for the WRSR timing sequence. Four levels of protection for the array are selectable by writing to the appropriate bits in the STATUS register. The user has the ability to write-protect none, one, two, or all four of the segments of the array as shown in Table 2-3.

TABLE 2-3: ARRAY PROTECTION

BP1	BP0	Array Addresses Write-Protected
0	0	none
0	1	upper 1/4 (C0h-FFh)
1	0	upper 1/2 (80h-FFh)
1	1	all (00h-FFh)

FIGURE 2-7: WRITE STATUS REGISTER TIMING SEQUENCE (WRSR)



2.7 Data Protection

The following protection has been implemented to prevent inadvertent writes to the array:

- The write enable latch is reset on power-up
- A write enable instruction must be issued to set the write enable latch
- After a byte write, page write or STATUS register write, the write enable latch is reset
- $\overline{CS}$ must be set high after the proper number of clock cycles to start an internal write cycle
- Access to the array during an internal write cycle is ignored and programming is continued

2.8 Power-On State

The 25AA02EXX powers on in the following state:

- The device is in low-power Standby mode ($\overline{CS} = 1$)
- The write enable latch is reset
- SO is in high-impedance state
- A high-to-low-level transition on $\overline{CS}$ is required to enter active state

TABLE 2-4: WRITE-PROTECT FUNCTIONALITY MATRIX


$\overline{WP}$ (pin 3)	WEL (SR bit 1)	Protected Blocks	Unprotected Blocks	STATUS Register
0 (low)	x	Protected	Protected	Protected
1 (high)	0	Protected	Protected	Protected
1 (high)	1	Protected	Writable	Writable

x = don't care

3.0 PRE-PROGRAMMED EUI-48™ OR EUI-64™ NODE ADDRESS

The 25AA02EXX is programmed at the factory with a globally unique node address stored in the upper 1/4 of the array and write-protected through the STATUS register. The remaining 1,536 bits are available for application use.

FIGURE 3-1: MEMORY ORGANIZATION



3.1 Factory-Programmed Write Protection

In order to help guard against accidental corruption of the node address, the BP1 and BP0 bits of the STATUS register are programmed at the factory to '0' and '1', respectively, as shown in the following table:

7	6	5	4	3	2	1	0
X	X	X	X	BP1	BP0	WEL	WIP
—	—	—	—	0	1	—	—

This protects the upper 1/4 of the array (0xC0 to 0xFF) from write operations. This array block can be utilized for writing by clearing the BP bits with a Write Status Register (WRSR) instruction. Note that if this is performed, care must be taken to prevent overwriting the node address value.

3.2 EUI-48™ Node Address (25AA02E48)

The 6-byte EUI-48™ node address value of the 25AA02E48 is stored in array locations 0xFA through 0xFF, as shown in Figure 3-2. The first 3 bytes are the Organizationally Unique Identifier (OUI) assigned to Microchip by the IEEE Registration Authority. Currently, Microchip's OUIs are 0x0004A3 and 0x001EC0, though this will change as addresses are exhausted. The remaining three bytes are the Extension Identifier, and are generated by Microchip to ensure a globally unique, 48-bit value.

3.2.1 EUI-64™ SUPPORT USING THE 25AA02E48

The pre-programmed EUI-48 node address of the 25AA02E48 can easily be encapsulated at the application level to form a globally unique, 64-bit node address for systems utilizing the EUI-64 standard. This is done by adding 0xFFFE between the OUI and the Extension Identifier, as shown below.

Note: As an alternative, the 25AA02E64 features an EUI-64 node address that can be used in EUI-64 applications directly without the need for encapsulation, thereby simplifying system software. See [Section 3.3 “EUI-64™ Node Address \(25AA02E64\)”](#) for details.

FIGURE 3-2: EUI-48 NODE ADDRESS PHYSICAL MEMORY MAP EXAMPLE (25AA02E48)

Description	24-bit Organizationally Unique Identifier			24-bit Extension Identifier		
	00h	04h	A3h	12h	34h	56h
Data						
Array Address	FAh			FFh		

Corresponding EUI-48™ Node Address: 00-04-A3-12-34-56

Corresponding EUI-64™ Node Address After Encapsulation: 00-04-A3-FF-FE-12-34-56

25AA02E48/25AA02E64

3.3 EUI-64™ Node Address (25AA02E64)

The 8-byte EUI-64™ node address value of the 25AA02E64 is stored in array locations 0xF8 through 0xFF, as shown in [Figure 3-3](#). The first three bytes are the Organizationally Unique Identifier (OUI) assigned to Microchip by the IEEE Registration Authority. Currently, Microchip’s OUIs are 0x0004A3 and 0x001EC0, though this will change as addresses are exhausted.

The remaining five bytes are the Extension Identifier, and are generated by Microchip to ensure a globally unique, 64-bit value.

Note: In conformance with IEEE guidelines, Microchip will not use the values 0xFFFFE and 0xFFFF for the first two bytes of the EUI-64 Extension Identifier. These two values are specifically reserved to allow applications to encapsulate EUI-48 addresses into EUI-64 addresses.

FIGURE 3-3: EUI-64 NODE ADDRESS PHYSICAL MEMORY MAP EXAMPLE (25AA02E64)

Description	24-bit Organizationally Unique Identifier			40-bit Extension Identifier				
	00h	04h	A3h	12h	34h	56h	78h	90h
Data								
Array Address	F8h			FFh				
Corresponding EUI-64™ Node Address: 00-04-A3-12-34-56-78-90								

4.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in [Table 4-1](#).

TABLE 4-1: PIN FUNCTION TABLE

Name	SOIC	SOT-23	Function
$\overline{\text{CS}}$	1	5	Chip Select Input
SO	2	4	Serial Data Output
$\overline{\text{WP}}$	3	—	Write-Protect Pin
Vss	4	2	Ground
SI	5	3	Serial Data Input
SCK	6	1	Serial Clock Input
$\overline{\text{HOLD}}$	7	—	Hold Input
Vcc	8	6	Supply Voltage

4.1 Chip Select ($\overline{\text{CS}}$)

A low level on this pin selects the device. A high level deselects the device and forces it into Standby mode. However, a programming cycle which is already initiated or in progress will be completed, regardless of the $\overline{\text{CS}}$ input signal. If $\overline{\text{CS}}$ is brought high during a program cycle, the device will go into Standby mode as soon as the programming cycle is complete. When the device is deselected, SO goes to the high-impedance state, allowing multiple parts to share the same SPI bus. A low-to-high transition on $\overline{\text{CS}}$ after a valid write sequence initiates an internal write cycle. After power-up, a low level on $\overline{\text{CS}}$ is required prior to any sequence being initiated.

4.2 Serial Output (SO)

The SO pin is used to transfer data out of the 25AA02EXX. During a read cycle, data is shifted out on this pin after the falling edge of the serial clock.

4.3 Write-Protect ($\overline{\text{WP}}$)

The $\overline{\text{WP}}$ pin is a hardware write-protect input pin. When it is low, all writes to the array or STATUS register are disabled, but any other operations function normally. When $\overline{\text{WP}}$ is high, all functions, including nonvolatile writes operate normally. At any time, when $\overline{\text{WP}}$ is low, the write enable Reset latch will be reset and programming will be inhibited. However, if a write cycle is already in progress, $\overline{\text{WP}}$ going low will not change or disable the write cycle. See Table 2-4 for the Write-Protect Functionality Matrix.

4.4 Serial Input (SI)

The SI pin is used to transfer data into the device. It receives instructions, addresses and data. Data is latched on the rising edge of the serial clock.

4.5 Serial Clock (SCK)

The SCK is used to synchronize the communication between a master and the 25AA02EXX. Instructions, addresses or data present on the SI pin are latched on the rising edge of the clock input, while data on the SO pin is updated after the falling edge of the clock input.

4.6 Hold ($\overline{\text{HOLD}}$)


The $\overline{\text{HOLD}}$ pin is used to suspend transmission to the 25AA02EXX while in the middle of a serial sequence without having to retransmit the entire sequence again. It must be held high any time this function is not being used. Once the device is selected and a serial sequence is underway, the $\overline{\text{HOLD}}$ pin may be pulled low to pause further serial communication without resetting the serial sequence. The $\overline{\text{HOLD}}$ pin must be brought low while SCK is low, otherwise the $\overline{\text{HOLD}}$ function will not be invoked until the next SCK high-to-low transition. The 25AA02EXX must remain selected during this sequence. The SI, SCK and SO pins are in a high-impedance state during the time the device is paused and transitions on these pins will be ignored. To resume serial communication, $\overline{\text{HOLD}}$ must be brought high while the SCK pin is low, otherwise serial communication will not resume. Lowering the $\overline{\text{HOLD}}$ line at any time will tri-state the SO line.

25AA02E48/25AA02E64


5.0 PACKAGING INFORMATION

5.1 Package Marking Information


8-Lead SOIC




Example:




6-Lead SOT-23 (25AA02E48)




Example:



6-Lead SOT-23 (25AA02E64)



Example:



Part Number	1st Line Marking Code	
	SOIC	SOT-23
	I Temp.	I Temp.
25AA02E48	25A2E48T	20NN
25AA02E64	25A2E64T	AAAAY

Legend:	XX...X	Part number or part number code
	T	Temperature (I, E)
	Y	Year code (last digit of calendar year)
	YY	Year code (last 2 digits of calendar year)
	WW	Week code (week of January 1 is week '01')
	NNN	Alphanumeric traceability code (2 characters for small packages)
	(e3)	Pb-free JEDEC designator for Matte Tin (Sn)

Note: For very small packages with no room for the Pb-free JEDEC designator (e3), the marking will only appear on the outer carton or reel label.


Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

Note: Please visit www.microchip.com/Pbfree for the latest information on Pb-free conversion.

*Standard OTP marking consists of Microchip part number, year code, week code, and traceability code.

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>




Microchip Technology Drawing No. C04-057C Sheet 1 of 2

25AA02E48/25AA02E64

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Number of Pins	N	8		
Pitch	e	1.27 BSC		
Overall Height	A	-	-	1.75
Molded Package Thickness	A2	1.25	-	-
Standoff §	A1	0.10	-	0.25
Overall Width	E	6.00 BSC		
Molded Package Width	E1	3.90 BSC		
Overall Length	D	4.90 BSC		
Chamfer (Optional)	h	0.25	-	0.50
Foot Length	L	0.40	-	1.27
Footprint	L1	1.04 REF		
Foot Angle	φ	0°	-	8°
Lead Thickness	c	0.17	-	0.25
Lead Width	b	0.31	-	0.51
Mold Draft Angle Top	α	5°	-	15°
Mold Draft Angle Bottom	β	5°	-	15°

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. § Significant Characteristic
3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
4. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-057C Sheet 2 of 2

8-Lead Plastic Small Outline (SN) – Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



RECOMMENDED LAND PATTERN

Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	1.27 BSC		
Contact Pad Spacing	C		5.40	
Contact Pad Width (X8)	X1			0.60
Contact Pad Length (X8)	Y1			1.55

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2057A

25AA02E48/25AA02E64

6-Lead Plastic Small Outline Transistor (OT) [SOT-23]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



		Units	MILLIMETERS		
Dimension Limits			MIN	NOM	MAX
Number of Pins	N		6		
Pitch	e		0.95 BSC		
Outside Lead Pitch	e1		1.90 BSC		
Overall Height	A		0.90	—	1.45
Molded Package Thickness	A2		0.89	—	1.30
Standoff	A1		0.00	—	0.15
Overall Width	E		2.20	—	3.20
Molded Package Width	E1		1.30	—	1.80
Overall Length	D		2.70	—	3.10
Foot Length	L		0.10	—	0.60
Footprint	L1		0.35	—	0.80
Foot Angle	φ		0°	—	30°
Lead Thickness	c		0.08	—	0.26
Lead Width	b		0.20	—	0.51

Notes:


- Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.127 mm per side.
- Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-028B

6-Lead Plastic Small Outline Transistor (OT) [SOT-23]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



RECOMMENDED LAND PATTERN

Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	0.95 BSC		
Contact Pad Spacing	C		2.80	
Contact Pad Width (X6)	X			0.60
Contact Pad Length (X6)	Y			1.10
Distance Between Pads	G	1.70		
Distance Between Pads	GX	0.35		
Overall Width	Z			3.90

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2028A

APPENDIX A: REVISION HISTORY

Revision A (12/08)

Original release of this document.

Revision B (04/10)

Removed Preliminary status; Revised Section 2.0; Add sentence to Section 3.0; Add SOT-23 Land Pattern.

Revision C (12/2012)

Revised Table 1-2, Param. 21.

Revision D (4/2013)

Added 25AA02E64 part number.

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** – Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** – Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- **Business of Microchip** – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com, click on Customer Change Notification and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support
- Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: <http://support.microchip.com>

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

To: Technical Publications Manager
RE: Reader Response
From: Name _____
Company _____
Address _____
City / State / ZIP / Country _____
Telephone: (____) _____ - _____ FAX: (____) _____ - _____

Application (optional):

Would you like a reply? __Y__ __N__

Device: 25AA02E48/25AA02E64 Literature Number: DS20002123D

Questions:

1. What are the best features of this document?

2. How does this document meet your hardware and software development needs?

3. Do you find the organization of this document easy to follow? If not, why?

4. What additions to the document do you think would enhance the structure and subject?

5. What deletions from the document could be made without affecting the overall usefulness?

6. Is there any incorrect or misleading information (what and where)?

7. How would you improve this document?

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

<u>PART NO.</u>		<u>X</u>	-	<u>X</u>	<u>/XX</u>
Device		Tape & Reel		Temperature	Package
Device:	25AA02E48 =	2k-Bit, 1.8V, 16-Byte Page, SPI Serial EEPROM with EU-48™ Node Identity			
	25AA02E64 =	2k-Bit, 1.8V, 16-Byte Page, SPI Serial EEPROM with EU-64™ Node Identity			
Tape & Reel:	Blank =	Standard packaging			
	T =	Tape & Reel			
Temperature Range:	I	=	-40°C to +85°C		
Package:	SN	=	Plastic SOIC (3.90 mm body), 8-lead		
	OT	=	SOT-23, 6-lead (Tape and Reel only)		

Examples:

- a) 25AA02E48-I/SN = 2k-bit, 16-byte page, 1.8V Serial EEPROM with EU-48 node identity, Industrial temp., SOIC package
- b) 25AA02E48T-I/SN = 2k-bit, 16-byte page, 1.8V Serial EEPROM with EU-48 node identity, Industrial temp., Tape & Reel, SOIC package
- c) 25AA02E48T-I/OT = 2k-bit, 16-byte page, 1.8V Serial EEPROM with EU-48 node identity, Industrial temp., Tape & Reel, SOT-23 package
- d) 25AA02E64-I/SN = 2k-bit, 16-byte page, 1.8V Serial EEPROM with EU-64 node identity, Industrial temp., SOIC package
- e) 25AA02E64T-I/SN = 2k-bit, 16-byte page, 1.8V Serial EEPROM with EU-64 node identity, Industrial temp., Tape & Reel, SOIC package
- f) 25AA02E64T-I/OT = 2k-bit, 16-byte page, 1.8V Serial EEPROM with EU-64 node identity, Industrial temp., Tape & Reel, SOT-23 package

25AA02E48/25AA02E64

NOTES:

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC³² logo, rPIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MTP, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

Analog-for-the-Digital Age, Application Maestro, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniclient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rLAB, Select Mode, SQI, Serial Quad I/O, Total Endurance, TSHARC, UniWinDriver, WiperLock, ZENA and Z-Scale are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

GestIC and ULPP are registered trademarks of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2008-2013, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



Printed on recycled paper.

ISBN: 9781620771525

QUALITY MANAGEMENT SYSTEM
CERTIFIED BY DNV
= ISO/TS 16949 =

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

Worldwide Sales and Service

AMERICAS

Corporate Office
2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200
Fax: 480-792-7277
Technical Support:
<http://www.microchip.com/support>
Web Address:
www.microchip.com

Atlanta
Duluth, GA
Tel: 678-957-9614
Fax: 678-957-1455

Boston
Westborough, MA
Tel: 774-760-0087
Fax: 774-760-0088

Chicago
Itasca, IL
Tel: 630-285-0071
Fax: 630-285-0075

Cleveland
Independence, OH
Tel: 216-447-0464
Fax: 216-447-0643

Dallas
Addison, TX
Tel: 972-818-7423
Fax: 972-818-2924

Detroit
Farmington Hills, MI
Tel: 248-538-2250
Fax: 248-538-2260

Indianapolis
Noblesville, IN
Tel: 317-773-8323
Fax: 317-773-5453

Los Angeles
Mission Viejo, CA
Tel: 949-462-9523
Fax: 949-462-9608

Santa Clara
Santa Clara, CA
Tel: 408-961-6444
Fax: 408-961-6445

Toronto
Mississauga, Ontario,
Canada
Tel: 905-673-0699
Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office
Suites 3707-14, 37th Floor
Tower 6, The Gateway
Harbour City, Kowloon
Hong Kong
Tel: 852-2401-1200
Fax: 852-2401-3431

Australia - Sydney
Tel: 61-2-9868-6733
Fax: 61-2-9868-6755

China - Beijing
Tel: 86-10-8569-7000
Fax: 86-10-8528-2104

China - Chengdu
Tel: 86-28-8665-5511
Fax: 86-28-8665-7889

China - Chongqing
Tel: 86-23-8980-9588
Fax: 86-23-8980-9500

China - Hangzhou
Tel: 86-571-2819-3187
Fax: 86-571-2819-3189

China - Hong Kong SAR
Tel: 852-2943-5100
Fax: 852-2401-3431

China - Nanjing
Tel: 86-25-8473-2460
Fax: 86-25-8473-2470

China - Qingdao
Tel: 86-532-8502-7355
Fax: 86-532-8502-7205

China - Shanghai
Tel: 86-21-5407-5533
Fax: 86-21-5407-5066

China - Shenyang
Tel: 86-24-2334-2829
Fax: 86-24-2334-2393

China - Shenzhen
Tel: 86-755-8864-2200
Fax: 86-755-8203-1760

China - Wuhan
Tel: 86-27-5980-5300
Fax: 86-27-5980-5118

China - Xian
Tel: 86-29-8833-7252
Fax: 86-29-8833-7256

China - Xiamen
Tel: 86-592-2388138
Fax: 86-592-2388130

China - Zhuhai
Tel: 86-756-3210040
Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore
Tel: 91-80-3090-4444
Fax: 91-80-3090-4123

India - New Delhi
Tel: 91-11-4160-8631
Fax: 91-11-4160-8632

India - Pune
Tel: 91-20-2566-1512
Fax: 91-20-2566-1513

Japan - Osaka
Tel: 81-6-6152-7160
Fax: 81-6-6152-9310

Japan - Tokyo
Tel: 81-3-6880-3770
Fax: 81-3-6880-3771

Korea - Daegu
Tel: 82-53-744-4301
Fax: 82-53-744-4302

Korea - Seoul
Tel: 82-2-554-7200
Fax: 82-2-558-5932 or
82-2-558-5934

Malaysia - Kuala Lumpur
Tel: 60-3-6201-9857
Fax: 60-3-6201-9859

Malaysia - Penang
Tel: 60-4-227-8870
Fax: 60-4-227-4068

Philippines - Manila
Tel: 63-2-634-9065
Fax: 63-2-634-9069

Singapore
Tel: 65-6334-8870
Fax: 65-6334-8850

Taiwan - Hsin Chu
Tel: 886-3-5778-366
Fax: 886-3-5770-955

Taiwan - Kaohsiung
Tel: 886-7-213-7828
Fax: 886-7-330-9305

Taiwan - Taipei
Tel: 886-2-2508-8600
Fax: 886-2-2508-0102

Thailand - Bangkok
Tel: 66-2-694-1351
Fax: 66-2-694-1350

EUROPE

Austria - Wels
Tel: 43-7242-2244-39
Fax: 43-7242-2244-393

Denmark - Copenhagen
Tel: 45-4450-2828
Fax: 45-4485-2829

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Munich
Tel: 49-89-627-144-0
Fax: 49-89-627-144-44

Italy - Milan
Tel: 39-0331-742611
Fax: 39-0331-466781

Netherlands - Drunen
Tel: 31-416-690399
Fax: 31-416-690340

Spain - Madrid
Tel: 34-91-708-08-90
Fax: 34-91-708-08-91

UK - Wokingham
Tel: 44-118-921-5869
Fax: 44-118-921-5820