




## HIGH-SPEED FULLY DIFFERENTIAL I/O AMPLIFIERS

#### **FEATURES**

- **High Performance** 
  - 160 MHz -3 dB Bandwidth ( $V_{CC} = \pm 15 \text{ V}$ )
  - 450 V/µs Slew Rate
  - -79 dB. Third Harmonic Distortion at 1 MHz
  - 6.5 nV/√Hz Input-Referred Noise
- **Differential Input/Differential Output** 
  - **Balanced Outputs Reject Common-Mode** Noise
  - Reduced Second Harmonic Distortion Due to Differential Output
- Wide Power-Supply Range
  - $V_{CC} = 5-V$  Single Supply to ±15-V Dual
- $I_{CC(SD)}$  = 880  $\mu$ A in Shutdown Mode (THS4140)

#### **KEY APPLICATIONS**

- Single-Ended to Differential Conversion
- **Differential ADC Driver**
- **Differential Antialiasing**
- **Differential Transmitter And Receiver**
- **Output Level Shifter**



HIGH-SPEED DIFFERENTIAL I/O FAMILY

DEVICE	NUMBER OF CHANNELS	SHUTDOWN
THS4140	1	Х
THS4141	1	-


#### DESCRIPTION


The THS414x is one in a family of fully differential input/differential output devices fabricated using Texas Instruments' state-of-the-art BiComl complementary bipolar process.

The THS414x is made of a true, fully differential signal path from input to output. This design leads to an excellent common-mode noise rejection and improved total harmonic distortion.

#### **RELATED DEVICES**

DEVICE	DESCRIPTION
THS412x	100 MHz, 43 V/µs, 3.7 nV/√ <del>Hz</del>
THS413x	150 MHz, 51 V/µs, 1.3 nV/√ <del>Hz</del>
THS415x	150 MHz, 650 V/μs, 7.6 nV/√ <del>Hz</del>





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### **Table 1. AVAILABLE OPTIONS**

T <sub>A</sub>						
	SMALL OUTLINE	MSOP Power	PAD™	MSOP	EVALUATION MODULES	
	(D) (DGN)		SYMBOL	(DGK)	SYMBOL	020220
0°C to 70°C	THS4140CD	THS4140CDGN	AOF	THS4140CDGK	ATR	THS4140EVM
0 0 10 70 0	THS4141CD	THS4141CDGN	AOI	THS4141CDGK	ATS	THS4141EVM
40°C to 95°C	THS4140ID	THS4140IDGN	AOG	THS4140IDGK	ASQ	_
–40°C to 85°C	THS4141ID	THS4141IDGN	AOK	THS4141IDGK	ASR	_

<sup>(1)</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com.

#### ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)(1)

			UNIT
V <sub>CC</sub>	Supply voltage	V <sub>CC</sub> - to V <sub>CC+</sub>	±16.5 V
$V_{I}$	Input voltage		±V <sub>CC</sub>
Io	Output current <sup>(2)</sup>		150 mA
V <sub>ID</sub>	Differential input voltage		±6 V
	Continuous total power dissipation	on	See Dissipation Rating Table
_	Maximum junction temperature (3	3)	150°C
IJ	Maximum junction temperature,	125°C	
_	Operating free air temperature	C suffix	0°C to 70°C
T <sub>A</sub>	Operating free-air temperature	I suffix	-40°C to 85°C
T <sub>stg</sub>	Storage temperature		−65°C to 150°C
	Lead temperature 1,6 mm (1/16	Inch) from case for 10 seconds	300°C
		НВМ	2500 V
	ESD ratings	CDM	1500 V
		MM	200 V

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The THS414x may incorporate a PowerPad<sup>™</sup> on the underside of the chip. This acts as a heatsink and must be connected to a thermally dissipative plane for proper power dissipation. Failure to do so may result in exceeding the maximum junction temperature which could permanently damage the device. See TI technical brief SLMA002 and SLMA004 for more information about utilizing the PowerPad<sup>™</sup> thermally enhanced package.
- (3) The absolute maximum temperature under any condition is limited by the constraints of the silicon process.
- (4) The maximum junction temperature for continuous operation is limited by package constraints. Operation above this temperature may result in reduced reliability and/or lifetime of the device.

#### **DISSIPATION RATING TABLE**

PACKAGE	θ <sub>JA</sub> <sup>(1)</sup> (°C/W) θ <sub>JC</sub> (°C/W)		POWER I	RATING <sup>(2)</sup>
	OJA(**) ( C/VV)	θ <sub>JC</sub> (°C/W)	T <sub>A</sub> = 25°C	T <sub>A</sub> = 85°C
D	97.5	38.3	1.02 W	410 mW
DGN	N 58.4 4.7		1.71 W	685 mW
DGK	260	54.2	385 mW	154 mW

(1) This data was taken using the JEDEC standard High-K test PCB.

<sup>(2)</sup> Power rating is determined with a junction temperature of 125°C. This is the point where distortion starts to substantially increase. Thermal management of the final PCB should strive to keep the junction temperature at or below 125°C for best performance and long term reliability.



## **RECOMMENDED OPERATING CONDITIONS**

			MIN	TYP	MAX	UNIT
V <sub>CC</sub> S	Supply voltage V to V	Dual supply	±2.5		±15	V
	Supply voltage, v <sub>CC</sub> - to v <sub>CC+</sub>	Supply voltage, V <sub>CC</sub> to V <sub>CC+</sub> Single supply				
T <sub>A</sub> Operating free-air	Operating free air temperature	C suffix	0		70	°C
	Operating nee-air temperature	I suffix	-40		85	

## **ELECTRICAL CHARACTERISTICS**

 $V_{CC}$  = ±5 V,  $R_L$  = 800  $\Omega$ ,  $T_A$  = 25°C (unless otherwise noted)<sup>(1)</sup>

PARAMETER		TE	ST CONDITIONS	MIN	TYP	MAX	UNIT
DYNA	MIC PERFORMANCE						
DW	Consultational bandwidth ( 2 dD)	$V_{CC} = \pm 5$ ,	Gain = 1, $R_f$ = 390 $\Omega$		150		MHz
BW Small signal bandwidth (–3 dB)		$V_{CC} = \pm 15,$	Gain = 1, $R_f$ = 390 $\Omega$		160		MHz
SR	Slew rate <sup>(2)</sup>	Gain = 1			450		V/µs
	Settling time to 0.1%	Differential st	ep voltage = 2 V <sub>PP</sub> ,		96		
t <sub>s</sub>	Settling time to 0.01%	Gain = 1	1 0 117		304		ns
DISTO	RTION PERFORMANCE	-					
Secon	d harmonic distortion, differential	1 MHz	$V_O = 2 V_{PP}$		-85		٩D
	rential out	8 MHz	$V_O = 2 V_{PP}$		-65		dB
Third h	armonic distortion, differential in/differential	1 MHz	$V_O = 2 V_{PP}$		-79		JD
out	,	8 MHz	$V_O = 2 V_{PP}$		-55.5		dB
	Total harmonic distortion	V <sub>CC</sub> = 5	f = 1 MHz		-78		
THD	Differential input, differential output Gain = 1, $R_f$ = 390 $\Omega$ , $R_L$ = 800 $\Omega$ ,	$V_{CC} = \pm 5$	f = 1 MHz		-78		dB
	$V_0 = 2 V_{PP}$	$V_{CC} = \pm 15$	f = 1 MHz		<del>-</del> 79		
Spurio	us free dynamic range (SFDR)					dB	
Interm	odulation distortion	5 MHz				dBc	
Third-c	order intercept	20 MHz			37		dB
NOISE	PERFORMANCE						
V <sub>n</sub>	Input voltage noise	f = 10 kHz			6.5		nV/√ <del>Hz</del>
In	Input current noise	f = 10 kHz			1.25		pA/√ <del>Hz</del>
DC PE	RFORMANCE						
Onen I	oon goin	T <sub>A</sub> = 25°C		63	67		dB
Openi	oop gain	T <sub>A</sub> = full rang	е	60			ив
	Input offset voltage, differential	T <sub>A</sub> = 25°C			1	7	
\/	Input offset voltage referred to V	T <sub>A</sub> = full rang	е			8.5	mV
Vos	Input offset voltage, referred to V <sub>OCM</sub>	$T_A = 25^{\circ}C$			0.5	8	
	Offset drift	$T_A = full rang$	T <sub>A</sub> = full range		7		μV/°C
I <sub>IB</sub>	Input bias curent				5.1	15	μΑ
Ios	Input offset current	T <sub>A</sub> = full rang	е		0.1	1	μΑ
	Offset drift				0.3		nA/°C

<sup>(1)</sup> The full range temperature is 0°C to 70°C for the C suffix, and -40°C to 85°C for the I suffix.
(2) Slew rate is measured from an output level range of 25% to 75%.



 $V_{CC}$  = ±5 V,  $R_L$  = 800  $\Omega$ ,  $T_A$  = 25°C (unless otherwise noted)

	PARAMETER	TES	T CONDITIONS	MIN	TYP	MAX	UNIT	
INPUT (	CHARACTERISTICS							
CMRR	Common-mode rejection ratio	T <sub>A</sub> = full range	T <sub>A</sub> = full range		84		dB	
V <sub>ICR</sub>	Common-mode input voltage range			-3.77 to 4.3	-4 to 4.5		V	
R <sub>I</sub>	Input resistance, closed loop	Measured into	each input terminal		14.4		$M\Omega$	
Cı	Input capacitance				3.9		pF	
r <sub>o</sub>	Output resistance	Open loop			43		Ω	
OUTPU	T CHARACTERISTICS	'		-				
		V 5 V	T <sub>A</sub> = 25°C	1.2 to 3.8	0.9 to 4.1			
		$V_{CC} = 5 V$	T <sub>A</sub> = full range	1.3 to 3.7				
Output v	voltogo oving	\/ . F \/	T <sub>A</sub> = 25°C	±3.7	±3.9		V	
Output	voltage swing	$V_{CC} = \pm 5 \text{ V}$	T <sub>A</sub> = full range	±3.6			V	
		V .45.V	T <sub>A</sub> = 25°C	±12	±12.9			
		$V_{CC} = \pm 15 \text{ V}$	T <sub>A</sub> = full range	±11				
		., 5.,	T <sub>A</sub> = 25°C	35	45			
		$V_{CC} = 5 V$	T <sub>A</sub> = full range	25				
	Outrol correct B 70	., 5.,	$T_A = 25^{\circ}C$		60		^	
I <sub>O</sub>	Output current, $R_L = 7\Omega$	$V_{CC} = \pm 5 \text{ V}$	T <sub>A</sub> = full range	35			mA	
		\/ 45.\/	T <sub>A</sub> = 25°C	65	85			
		$V_{CC} = \pm 15 \text{ V}$	T <sub>A</sub> = full range	50				
POWER	R SUPPLY							
	Ownerhouseltenesses	Single supply		4		33	V	
$V_{CC}$	Supply voltage range	Split supply		±2		±16.5	V	
		V .5.V	T <sub>A</sub> = 25°C		13.2	16		
$I_{CC}$	Quiescent current	$V_{CC} = \pm 5 \text{ V}$	T <sub>A</sub> = full range			18	mA	
		$V_{CC} = \pm 15 \text{ V}$	T <sub>A</sub> = 25°C		15			
	Quiescent current (shutdown)	T <sub>A</sub> = 25°C			0.88	1.2	A	
I <sub>CC(SD)</sub>	(THS4140) <sup>(3)</sup>	T <sub>A</sub> = full range				1.4	mA	
PSRR	Dower aupply rejection ratio (de)	T <sub>A</sub> = 25°C		70	90		٩D	
FORK	Power supply rejection ratio (dc)	T <sub>A</sub> = full range		65			dB	

<sup>(3)</sup> For detailed information on the behavior of the power-down circuit, see the *power-down mode* description in the *Principles of Operation* section of this data sheet.



## **TYPICAL CHARACTERISTICS**

## **Table of Graphs**

			FIGURE
PSRR	Power supply rejection ratio	vs Frequency (differential out)	1
	Small signal frequency response		2
	Large signal frequency response		3
CMMR	Common-mode rejection ratio	vs Frequency	4
	Small signal frequency response		5
SR	Slew rate		6
	Second harmonic distortion	vs Frequency	7
	Second narmonic distortion	vs Output voltage	8, 9
	Third harmonic distortion	vs Frequency	10, 11
	Third narmonic distortion	vs Output voltage	12, 13
	Settling time		14
V <sub>n</sub>	Voltage noise	vs Frequency	15
	Single-ended output voltage	vs Common-mode output voltage	16
Vo	Output voltage	vs Differential load resistance	17
z <sub>o</sub>	Output impedance	vs Frequency	18
	Input bias current	vs Supply voltage	19
	Output current range	vs Supply voltage	20

# POWER SUPPLY REJECTION RATIO vs FREQUENCY (DIFFERENTIAL OUT)




Figure 1.

#### SMALL SIGNAL FREQUENCY RESPONSE






Figure 2.

Output - dB



-40





10 M

f - Frequency - Hz


100 M


1 G

COMMON-MODE REJECTION RATIO vs FREQUENCY

Figure 4.

-100 └─ 1 M








Figure 5. Figure 6.



-92

1

2





Figure 7.






Figure 9.





Figure 8.

V<sub>O</sub> - Output Voltage - V

5

6

3







Figure 10.





vs OUTPUT VOLTAGE -71 f = 1 MHz

THIRD HARMONIC DISTORTION




Figure 11.

THIRD HARMONIC DISTORTION vs OUTPUT VOLTAGE





Figure 13.



**SETTLING TIME** 

Figure 14.






Figure 15.




Figure 17.

## SINGLE-ENDED INPUT OFFSET VOLTAGE vs COMMON-MODE OUTPUT VOLTAGE




Figure 16.





Figure 18.







#### **APPLICATION INFORMATION**

#### **RESISTOR MATCHING**

Resistor matching is important in fully differential amplifiers. The balance of the output on the reference voltage depends on matched ratios of the resistors. CMRR, PSRR, and cancellation of the second harmonic distortion will diminish if resistor mismatch occurs. Therefore, it is recommended to use 1% tolerance resistors or better to keep the performance optimized.

 $V_{\text{OCM}}$  sets the dc level of the output signals. If no voltage is applied to the  $V_{\text{OCM}}$  pin, it will be set to the midrail voltage internally defined as:

$$\frac{\left(V_{CC+}\right) + \left(V_{CC-}\right)}{2}$$

In the differential mode, the  $V_{OCM}$  on the two outputs cancel each other. Therefore, the output in the differential mode is the same as the input in the gain of 1.  $V_{OCM}$  has a high bandwidth capability up to the typical operation range of the amplifier. For the prevention of noise going through the device, use a 0.1  $\mu$ F capacitor on the  $V_{OCM}$  pin as a bypass capacitor. Figure 21 shows the simplified diagram of the THS414x.




Figure 21. THS414x Simplified Diagram



## **APPLICATION INFORMATION (continued)**

#### **DATA CONVERTERS**

Data converters are one of the most popular applications for the fully differential amplifiers. Figure 22 shows a typical configuration of a fully differential amplifier attached to a differential ADC.




Figure 22. Fully Differential Amplifier Attached to a Differential ADC

Fully differential amplifiers can operate with a single supply.  $V_{OCM}$  defaults to the midrail voltage,  $V_{CC}/2$ . The differential output may be fed into a data converter. This method eliminates the use of a transformer in the circuit. If the ADC has a reference voltage output ( $V_{ref}$ ), then it is recommended to connect it directly to the  $V_{OCM}$  of the amplifier using a bypass capacitor for stability. For proper operation, the input common-mode voltage to the input terminal of the amplifier should not exceed the common-mode input voltage range.




Figure 23. Fully Differential Amplifier Using a Single Supply

Some single supply applications may require the input voltage to exceed the common-mode input voltage range. In such cases, the following circuit configuration is suggested to bring the common-mode input voltage within the specifications of the amplifier.




Figure 24. Circuit With Improved Common-Mode Input Voltage



## APPLICATION INFORMATION (continued)

The following equation is used to calculate R<sub>PU</sub>:

$$R_{PU} = \frac{V_P - V_{CC}}{\left(V_{IN} - V_P\right) \frac{1}{RG} + \left(V_{OUT} - V_P\right) \frac{1}{RF}}$$
(1)

#### **DRIVING A CAPACITIVE LOAD**

Driving capacitive loads with high-performance amplifiers is not a problem as long as certain precautions are taken. The first is to realize that the THS414x has been internally compensated to maximize its bandwidth and slew rate performance. When the amplifier is compensated in this manner, capacitive loading directly on the output will decrease the device's phase margin leading to high-frequency ringing or oscillations. Therefore, for capacitive loads of greater than 10 pF, it is recommended that a resistor be placed in series with the output of the amplifier, as shown in Figure 25. A minimum value of 20  $\Omega$  should work well for most applications. For example, in 50- $\Omega$  transmission systems, setting the series resistor value to 50  $\Omega$  both isolates any capacitance loading and provides the proper line impedance matching at the source end.




Figure 25. Driving a Capacitive Load

#### **ACTIVE ANTIALIAS FILTERING**

For signal conditioning in ADC applications, it is important to limit the input frequency to the ADC. Low-pass filters can prevent the aliasing of the high frequency noise with the frequency of operation. Figure 26 presents a method by which the noise may be filtered in the THS414x.




Figure 26. Antialias Filtering



## **APPLICATION INFORMATION (continued)**

The transfer function for this filter circuit is:

$$H_{d}(f) = \left(\frac{K}{-\left(\frac{f}{FSF \ x \ fc}\right)^{2} + \frac{1}{Q} \frac{jf}{FSF \ x \ fc} + 1}\right) x \left(\frac{\frac{Rt}{2R4 + Rt}}{1 + \frac{j2\pi fR4RtC3}{2R4 + Rt}}\right) \quad \text{Where } K = \frac{R2}{R1}$$

$$FSF \ x \ fc = \frac{1}{2\pi \sqrt{2 \ x \ R2R3C1C2}} \quad \text{and} \quad Q = \frac{\sqrt{2 \ x \ R2R3C1C2}}{R3C1 + R2C1 + KR3C1}$$
(3)

K sets the pass band gain, fc is the cutoff frequency for the filter, FSF is a frequency-scaling factor, and Q is the quality factor.

$$FSF = \sqrt{Re^2 + |Im|^2} \text{ and } Q = \frac{\sqrt{Re^2 + |Im|^2}}{2Re}$$
(4)

Where Re is the real part, and Im is the imaginary part of the complex pole pair. Setting R2 = R, R3 = mR, C1 = C, and C2 = nC results in:

FSF x fc = 
$$\frac{1}{2\pi RC \sqrt{2 \text{ x mn}}}$$
 and Q =  $\frac{\sqrt{2 \text{ x mn}}}{1 + \text{m}(1 + \text{K})}$  (5)

Start by determining the ratios, m and n, required for the gain and Q of the filter type being designed, then select C and calculate R for the desired fc.



#### PRINCIPLES OF OPERATION

#### THEORY OF OPERATION

The THS414x is a fully differential amplifier. Differential amplifiers are typically differential in/single out, whereas fully differential amplifiers are differential in/differential out.




Figure 27. Differential Amplifier Versus a Fully Differential Amplifier

To understand the THS414x fully differential amplifiers, the definition for the pinouts of the amplifier are provided.

Input voltage definition 
$$V_{ID} = (V_{I+}) - (V_{I-})$$
  $V_{IC} = \frac{(V_{I+}) + (V_{I-})}{2}$  (6)

Output voltage definition  $V_{OD} = (V_{O+}) - (V_{O-})$   $V_{OC} = \frac{(V_{O+}) + (V_{O-})}{2}$  (7)

Output voltage definition 
$$V_{OD} = (V_{O+}) - (V_{O-})$$
  $V_{OC} = \frac{(V_{O+}) + (V_{O-})}{2}$  (7)

Transfer function 
$$V_{OD} = V_{ID} \times A_{(f)}$$
 (8)

Output common mode voltage 
$$V_{OC} = V_{OCM}$$
 (9)





Figure 28. Definition of the Fully Differential Amplifier



The following schematics depict the differences between the operation of the THS414x, fully differential amplifier, in two different modes. Fully differential amplifiers can work with differential input or can be implemented as single in/differential out.



Note: For proper operation, maintain symmetry by setting  $R_f 1 = R_f 2 = R_f$  and  $R_{(g)} 1 = R_{(g)} 2 = R_{(g)}$   $\Rightarrow A = R_f/R_{(g)}$ 

Figure 29. Amplifying Differential Signals




Figure 30. Single In With Differential Out

If each output is measured independently, each output is one-half of the input signal when gain is 1. The following equations express the transfer function for each output:

$$V_{O} = \frac{1}{2} V_{I} \tag{10}$$

The second output is equal and opposite in sign:

$$V_{O} = -\frac{1}{2} V_{I} \tag{11}$$

Fully differential amplifiers may be viewed as two inverting amplifiers. In this case, the equation of an inverting amplifier holds true for gain calculations. One advantage of fully differential amplifiers is that they offer twice as much dynamic range compared to single-ended amplifiers. For example, a  $1\text{-V}_{PP}$  ADC can only support an input signal of 1  $V_{PP}$ . If the output of the amplifier is 2  $V_{PP}$ , then it will not be practical to feed a  $2\text{-V}_{PP}$  signal into the targeted ADC. Using a fully differential amplifier enables the user to break down the output into two  $1\text{-V}_{PP}$  signals with opposite signs and feed them into the differential input nodes of the ADC. In practice, the designer has been able to feed a 2-V peak-to-peak signal into a 1-V differential ADC with the help of a fully differential amplifier. The final result indicates twice as much dynamic range. Figure 31 illustrates the increase in dynamic range. The gain factor should be considered in this scenario. The THS414x fully differential amplifier offers an improved CMRR and PSRR due to its symmetrical input and output. Furthermore, second harmonic distortion is improved. Second harmonics tend to cancel because of the symmetrical output.






Figure 31. Fully Differential Amplifier With Two 1-V<sub>PP</sub> Signals

Similar to the standard inverting amplifier configuration, input impedance of a fully differential amplifier is selected by the input resistor,  $R_{(g)}$ . If input impedance is a constraint in design, the designer may choose to implement the differential amplifier as an instrumentation amplifier. This configuration improves the input impedance of the fully differential amplifier. Figure 32 depicts the general format of instrumentation amplifiers.

The general transfer function for this circuit is:

$$\frac{V_{OD}}{V_{IN1} - V_{IN2}} = \frac{R_f}{R_{(g)}} \left( 1 + \frac{2R2}{R1} \right)$$

$$V_{IN1} = \frac{R_f}{R_{(g)}} \left( 1 + \frac{2R2}{R1} \right)$$

$$V_{IN2} = \frac{R_f}{R_{(g)}} \left( 1 + \frac{2R2}{R1} \right)$$

Figure 32. Instrumentation Amplifier



#### **CIRCUIT LAYOUT CONSIDERATIONS**

To achieve the levels of high frequency performance of the THS414x, follow proper printed-circuit board high frequency design techniques. A general set of guidelines is given below. In addition, a THS414x evaluation board is available to use as a guide for layout or for evaluating the device performance.

- Ground planes—It is highly recommended that a ground plane be used on the board to provide all components with a low inductive ground connection. However, in the areas of the amplifier inputs and output, the ground plane can be removed to minimize the stray capacitance.
- Proper power supply decoupling—Use a 6.8-µF tantalum capacitor in parallel with a 0.1-µF ceramic capacitor on each supply terminal. It may be possible to share the tantalum among several amplifiers depending on the application, but a 0.1-µF ceramic capacitor should always be used on the supply terminal of every amplifier. In addition, the 0.1-µF capacitor should be placed as close as possible to the supply terminal. As this distance increases, the inductance in the connecting trace makes the capacitor less effective. The designer should strive for distances of less than 0.1 inches (2,54 mm) between the device power terminals and the ceramic capacitors.
- Sockets—Sockets are not recommended for high-speed operational amplifiers. The additional lead inductance in the socket pins will often lead to stability problems. Surface-mount packages soldered directly to the printed-circuit board is the best implementation.
- Short trace runs/compact part placements—Optimum high frequency performance is achieved when stray series inductance has been minimized. To realize this, the circuit layout should be made as compact as possible, thereby minimizing the length of all trace runs. Particular attention should be paid to the inverting input of the amplifier. Its length should be kept as short as possible. This will help to minimize stray capacitance at the input of the amplifier.
- Surface-mount passive components—Using surface-mount passive components is recommended for high
  frequency amplifier circuits for several reasons. First, because of the extremely low lead inductance of
  surface-mount components, the problem with stray series inductance is greatly reduced. Second, the small
  size of surface-mount components naturally leads to a more compact layout thereby minimizing both stray
  inductance and capacitance. If leaded components are used, it is recommended that the lead lengths be kept
  as short as possible.



#### POWER-DOWN MODE

The power-down mode is used when power saving is required. The power-down terminal ( $\overline{PD}$ ) found on the THS414x is an active low terminal. If it is left as a no-connect terminal, the device will always stay on due to an internal 50 k $\Omega$  resistor to V<sub>CC</sub>. The threshold voltage for this terminal is approximately 1.4 V above V<sub>CC</sub>. This means that if the  $\overline{PD}$  terminal is 1.4 V above V<sub>CC</sub>, the device is active. If the  $\overline{PD}$  terminal is less than 1.4 V above V<sub>CC</sub>, the device is off. For example, if V<sub>CC</sub> = -5 V, then the device is on when PD reaches 3.6 V, (-5 V + 1.4 V = -3.6 V). By the same calculation, the device is off below -3.6 V. It is recommended to pull the terminal to V<sub>CC</sub> in order to turn the device off. Figure 33 shows the simplified version of the power-down circuit. While in the power-down state, the amplifier goes into a high-impedance state. The amplifier output impedance is typically greater than 1 M $\Omega$  in the power-down state.




Figure 33. Simplified Power-Down Circuit

Due to the similarity of the standard inverting amplifier configuration, the output impedance appears to be very low while in the power-down state. This is because the feedback resistor ( $R_f$ ) and the gain resistor ( $R_g$ ) are still connected to the circuit. Therefore, a current path is allowed between the input of the amplifier and the output of the amplifier. An example of the closed-loop output impedance is shown in Figure 34.




Figure 34.




#### **GENERAL PowerPAD DESIGN CONSIDERATIONS**

The THS414x is available packaged in a thermally-enhanced DGN package, which is a member of the PowerPAD family of packages. This package is constructed using a downset leadframe upon which the die is mounted [see Figure 35(a) and Figure 35(b)]. This arrangement results in the lead frame being exposed as a thermal pad on the underside of the package [see Figure 35(c)]. Because this thermal pad has direct thermal contact with the die, excellent thermal performance can be achieved by providing a good thermal path away from the thermal pad.

The PowerPAD package allows for both assembly and thermal management in one manufacturing operation. During the surface-mount solder operation (when the leads are being soldered), the thermal pad can also be soldered to a copper area underneath the package. Through the use of thermal paths within this copper area, heat can be conducted away from the package into either a ground plane or other heat dissipating device.

The PowerPAD package represents a breakthrough in combining the small area and ease of assembly of the surface mount with the, heretofore, awkward mechanical methods of heatsinking.

More complete details of the PowerPAD installation process and thermal management techniques can be found in the Texas Instruments Technical Brief, *PowerPAD Thermally Enhanced Package (SLMA002)*. This document can be found at the TI web site (www.ti.com) by searching on the key word PowerPAD. The document can also be ordered through your local TI sales office. Refer to literature number SLMA002 when ordering.



The thermal pad is electrically isolated from all terminals in the package.

Figure 35. Views of Thermally Enhanced DGN Package

www.ti.com

30-Jun-2025

#### **PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
THS4140CD	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	4140C
THS4140CD.A	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	4140C
THS4140CDGN	Active	Production	HVSSOP (DGN)   8	80   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	AOF
THS4140CDGN.A	Active	Production	HVSSOP (DGN)   8	80   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	AOF
THS4140ID	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	41401
THS4140ID.A	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	41401
THS4140IDGK	Active	Production	VSSOP (DGK)   8	80   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ASQ
THS4140IDGK.A	Active	Production	VSSOP (DGK)   8	80   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ASQ
THS4140IDGN	Active	Production	HVSSOP (DGN)   8	80   TUBE	Yes	NIPDAU   NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	AOG
THS4140IDGN.A	Active	Production	HVSSOP (DGN)   8	80   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AOG
THS4140IDGNR	Active	Production	HVSSOP (DGN)   8	2500   LARGE T&R	Yes	NIPDAU   NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	AOG
THS4140IDGNR.A	Active	Production	HVSSOP (DGN)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AOG
THS4141CD	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	4141C
THS4141CD.A	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	4141C
THS4141CDGN	Active	Production	HVSSOP (DGN)   8	80   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	AOI
THS4141CDGN.A	Active	Production	HVSSOP (DGN)   8	80   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	AOI
THS4141ID	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	41411
THS4141ID.A	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	41411
THS4141IDGK	Active	Production	VSSOP (DGK)   8	80   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ASR
THS4141IDGK.A	Active	Production	VSSOP (DGK)   8	80   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ASR
THS4141IDGN	Active	Production	HVSSOP (DGN)   8	80   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AOK
THS4141IDGN.A	Active	Production	HVSSOP (DGN)   8	80   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AOK
THS4141IDGNR	Active	Production	HVSSOP (DGN)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AOK
THS4141IDGNR.A	Active	Production	HVSSOP (DGN)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AOK

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

## PACKAGE OPTION ADDENDUM

www.ti.com 30-Jun-2025

- (3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.
- (4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- (6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 23-May-2025


## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
THS4140IDGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
THS4140IDGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
THS4141IDGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1



www.ti.com 23-May-2025




## \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins SPQ		Length (mm) Width (mm)		Height (mm)
THS4140IDGNR	HVSSOP	DGN	8	2500	364.0	364.0	27.0
THS4140IDGNR	HVSSOP	DGN	8	2500	358.0	335.0	35.0
THS4141IDGNR	HVSSOP	DGN	8	2500	358.0	335.0	35.0

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 23-May-2025

## **TUBE**




\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
THS4140CD	D	SOIC	8	75	505.46	6.76	3810	4
THS4140CD.A	D	SOIC	8	75	505.46	6.76	3810	4
THS4140ID	D	SOIC	8	75	505.46	6.76	3810	4
THS4140ID.A	D	SOIC	8	75	505.46	6.76	3810	4
THS4140IDGN	DGN	HVSSOP	8	80	330	6.55	500	2.88
THS4140IDGN.A	DGN	HVSSOP	8	80	330	6.55	500	2.88
THS4141CD	D	SOIC	8	75	505.46	6.76	3810	4
THS4141CD.A	D	SOIC	8	75	505.46	6.76	3810	4
THS4141ID	D	SOIC	8	75	505.46	6.76	3810	4
THS4141ID.A	D	SOIC	8	75	505.46	6.76	3810	4

3 x 3, 0.65 mm pitch

SMALL OUTLINE PACKAGE


This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



INSTRUMENTS www.ti.com

# $\textbf{PowerPAD}^{^{\text{\tiny{TM}}}}\,\textbf{VSSOP - 1.1 mm max height}$

SMALL OUTLINE PACKAGE



#### NOTES:


PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.






#### NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.






NOTES: (continued)

- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.



# PowerPAD<sup>™</sup> HVSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



#### NOTES:


PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.






NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.





NOTES: (continued)

- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.





SMALL OUTLINE INTEGRATED CIRCUIT



### NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT




NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.







#### NOTES:


PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.






NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.





NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated