

# 162-common x 128 RGB, 4096-Color STN LCD DRIVER

## ■ GENERAL DESCRIPTION

The **NUJ6825** is a STN LCD driver with 162-common x 128 RGB in 4096-color. It consists of 384(128xRGB)-segment, 162-common drivers, serial and parallel MPU interface circuits, internal power supply circuits, gradation palettes and 248,832-bit for graphic display data RAM.

Each segment driver outputs 16-gradation level out of 32-gradation level of gradation palette.

Since the **NU6825** provides a low operating voltage of 1.7V and low operating current, it is ideally suited for battery-powered handheld applications.


## ■ PACKAGE OUTLINE



NJU6825C.J

## ■ FEATURES

- 4096-color STN LCD driver
- LCD drivers 162 commons, 128 RGB
- Display data RAM (DDRAM) 248,832-bit for graphic display
- Color display mode 16 gradation level out of 32-gradation level of gradation palette
- Black & white display mode 162 x 384 pixels in 16 gradation level or 162 x 384 pixels in B&W
- 256-color driving mode
- 8/16bit Parallel interface directly-connective to 68/80 series MPU
- Programmable 8- or 16-bit data bus length for display data
- 3-/4-line serial interface
- Programmable duty and bias ratios
- Programmable internal voltage booster (Maximum 7-times)
- Programmable contrast control using 128-step EVR
- Various instructions
  - Display data read/write, Display ON/OFF, Reverse display ON/OFF, All pixels ON/OFF, column address, row address, N-line inversion, Initial display line, Initial COM line, Read-modify-write, Gradation mode control, Increment control, Data bus length, Discharge ON/OFF, Duty cycle ratio, LCD bias ratio, Boost level, EVR control, Power save ON/OFF, etc
- Low operating current
- Low logic supply voltage 1.7V to 3.3V
- LCD driving supply voltage 5.0V to 18.0V
- C-MOS technology
- Package Bumped chip / TCP



Note2) The DMY PADS are electrically open.

Notes:  $\chi^2 = 11.02$ ,  $df = 1$ ,  $p = 0.0008$ ,  $\phi = 0.32$ .


|                |                                                                                                                     |
|----------------|---------------------------------------------------------------------------------------------------------------------|
| Chip Center    | :X= 0μm, Y= 0μm                                                                                                     |
| Chip Size      | :19.93mm x 3.06mm                                                                                                   |
| Chip Thickness | :625μm ± 25μm                                                                                                       |
| Bump Size      | :32μm x 68μm(COM/SEG Output), 47μm x 68μm(Interface),<br>68μm x 68μm(DMY <sub>0,109,110,111,112,113,114,115</sub> ) |
| Bump Pitch     | :45μm(Min)                                                                                                          |
| Bump Height    | :14.0~22.5μm (Typical 18μm) <tolerance : ±3μm >                                                                     |
| Bump Material  | :Au                                                                                                                 |


## Alignment marks


a:  $30\mu\text{m}$   
b:  $6\mu\text{m}$   
c:  $120\mu\text{m}$   
d:  $27\mu\text{m}$

### Alignment mark coordinates

X=-9831μm, Y=-1396μm  
X= 9831μm, Y=-1396μm







## ■ PAD COORDINATES 1

Chip Size 19930μm x 3060μm (Chip Center 0μm x 0μm )

| PAD No. | Terminal             | X(μm) | Y(μm) | PAD No. | Terminal             | X (μm) | Y (μm) | PAD No. | Terminal             | X (μm) | Y (μm) |
|---------|----------------------|-------|-------|---------|----------------------|--------|--------|---------|----------------------|--------|--------|
| 1       | DMY <sub>0</sub>     | -9581 | -1396 | 52      | V <sub>SS</sub> (R)  | -6510  | -1396  | 103     | DMY <sub>55</sub>    | -2250  | -1396  |
| 2       | COM <sub>150</sub>   | -9518 | -1396 | 53      | DMY <sub>27</sub>    | -6330  | -1396  | 104     | D <sub>8</sub>       | -2130  | -1396  |
| 3       | COM <sub>151</sub>   | -9473 | -1396 | 54      | DMY <sub>28</sub>    | -6270  | -1396  | 105     | DMY <sub>56</sub>    | -2010  | -1396  |
| 4       | COM <sub>152</sub>   | -9428 | -1396 | 55      | TEST <sub>2</sub>    | -6210  | -1396  | 106     | D <sub>9</sub>       | -1890  | -1396  |
| 5       | COM <sub>153</sub>   | -9383 | -1396 | 56      | DMY <sub>29</sub>    | -6150  | -1396  | 107     | DMY <sub>57</sub>    | -1770  | -1396  |
| 6       | COM <sub>154</sub>   | -9338 | -1396 | 57      | DMY <sub>30</sub>    | -6090  | -1396  | 108     | D <sub>10</sub>      | -1650  | -1396  |
| 7       | COM <sub>155</sub>   | -9293 | -1396 | 58      | V <sub>DDA</sub> (L) | -6030  | -1396  | 109     | DMY <sub>58</sub>    | -1530  | -1396  |
| 8       | COM <sub>156</sub>   | -9248 | -1396 | 59      | V <sub>DDA</sub> (C) | -5970  | -1396  | 110     | D <sub>11</sub>      | -1410  | -1396  |
| 9       | COM <sub>157</sub>   | -9203 | -1396 | 60      | V <sub>DDA</sub> (R) | -5910  | -1396  | 111     | DMY <sub>59</sub>    | -1290  | -1396  |
| 10      | COM <sub>158</sub>   | -9158 | -1396 | 61      | DMY <sub>31</sub>    | -5850  | -1396  | 112     | D <sub>12</sub>      | -1170  | -1396  |
| 11      | COM <sub>159</sub>   | -9113 | -1396 | 62      | DMY <sub>32</sub>    | -5790  | -1396  | 113     | DMY <sub>60</sub>    | -1050  | -1396  |
| 12      | COM <sub>160</sub>   | -9068 | -1396 | 63      | P/S                  | -5730  | -1396  | 114     | D <sub>13</sub>      | -930   | -1396  |
| 13      | COM <sub>161</sub>   | -9023 | -1396 | 64      | DMY <sub>33</sub>    | -5670  | -1396  | 115     | DMY <sub>61</sub>    | -810   | -1396  |
| 14      | DMY <sub>1</sub>     | -8910 | -1396 | 65      | DMY <sub>34</sub>    | -5610  | -1396  | 116     | D <sub>14</sub>      | -690   | -1396  |
| 15      | DMY <sub>2</sub>     | -8850 | -1396 | 66      | DMY <sub>35</sub>    | -5550  | -1396  | 117     | DMY <sub>62</sub>    | -570   | -1396  |
| 16      | V <sub>SSA</sub> (L) | -8790 | -1396 | 67      | SEL68                | -5490  | -1396  | 118     | D <sub>15</sub>      | -450   | -1396  |
| 17      | V <sub>SSA</sub> (C) | -8730 | -1396 | 68      | DMY <sub>36</sub>    | -5430  | -1396  | 119     | DMY <sub>63</sub>    | -330   | -1396  |
| 18      | V <sub>SSA</sub> (R) | -8670 | -1396 | 69      | DMY <sub>37</sub>    | -5370  | -1396  | 120     | V <sub>SS</sub> (L)  | -270   | -1396  |
| 19      | DMY <sub>3</sub>     | -8610 | -1396 | 70      | V <sub>SSA</sub> (L) | -5310  | -1396  | 121     | V <sub>SS</sub> (C)  | -210   | -1396  |
| 20      | DMY <sub>4</sub>     | -8550 | -1396 | 71      | V <sub>SSA</sub> (C) | -5250  | -1396  | 122     | V <sub>SS</sub> (R)  | -150   | -1396  |
| 21      | DMY <sub>5</sub>     | -8490 | -1396 | 72      | V <sub>SSA</sub> (R) | -5190  | -1396  | 123     | DMY <sub>64</sub>    | 30     | -1396  |
| 22      | DMY <sub>6</sub>     | -8430 | -1396 | 73      | DMY <sub>38</sub>    | -5130  | -1396  | 124     | CL                   | 150    | -1396  |
| 23      | DMY <sub>7</sub>     | -8370 | -1396 | 74      | DMY <sub>39</sub>    | -5070  | -1396  | 125     | DMY <sub>65</sub>    | 270    | -1396  |
| 24      | TEST <sub>1</sub>    | -8310 | -1396 | 75      | WRb                  | -5010  | -1396  | 126     | DMY <sub>66</sub>    | 330    | -1396  |
| 25      | DMY <sub>8</sub>     | -8250 | -1396 | 76      | DMY <sub>40</sub>    | -4950  | -1396  | 127     | FLM                  | 450    | -1396  |
| 26      | DMY <sub>9</sub>     | -8190 | -1396 | 77      | DMY <sub>41</sub>    | -4890  | -1396  | 128     | DMY <sub>67</sub>    | 570    | -1396  |
| 27      | DMY <sub>10</sub>    | -8130 | -1396 | 78      | DMY <sub>42</sub>    | -4830  | -1396  | 129     | DMY <sub>68</sub>    | 630    | -1396  |
| 28      | DMY <sub>11</sub>    | -8070 | -1396 | 79      | RD <sub>b</sub>      | -4770  | -1396  | 130     | FR                   | 750    | -1396  |
| 29      | DMY <sub>12</sub>    | -8010 | -1396 | 80      | DMY <sub>43</sub>    | -4710  | -1396  | 131     | DMY <sub>69</sub>    | 870    | -1396  |
| 30      | V <sub>DD</sub> (L)  | -7950 | -1396 | 81      | DMY <sub>44</sub>    | -4650  | -1396  | 132     | DMY <sub>70</sub>    | 930    | -1396  |
| 31      | V <sub>DD</sub> (C)  | -7890 | -1396 | 82      | DMY <sub>45</sub>    | -4590  | -1396  | 133     | CLK                  | 1050   | -1396  |
| 32      | V <sub>DD</sub> (R)  | -7830 | -1396 | 83      | V <sub>DD</sub> (L)  | -4530  | -1396  | 134     | DMY <sub>71</sub>    | 1170   | -1396  |
| 33      | DMY <sub>13</sub>    | -7650 | -1396 | 84      | V <sub>DD</sub> (C)  | -4470  | -1396  | 135     | DMY <sub>72</sub>    | 1230   | -1396  |
| 34      | DMY <sub>14</sub>    | -7590 | -1396 | 85      | V <sub>DD</sub> (R)  | -4410  | -1396  | 136     | DMY <sub>73</sub>    | 1290   | -1396  |
| 35      | DMY <sub>15</sub>    | -7530 | -1396 | 86      | DMY <sub>46</sub>    | -4230  | -1396  | 137     | OSC <sub>1</sub>     | 1350   | -1396  |
| 36      | DMY <sub>16</sub>    | -7470 | -1396 | 87      | DMY <sub>47</sub>    | -4170  | -1396  | 138     | DMY <sub>74</sub>    | 1410   | -1396  |
| 37      | DMY <sub>17</sub>    | -7410 | -1396 | 88      | D <sub>0</sub>       | -4050  | -1396  | 139     | DMY <sub>75</sub>    | 1470   | -1396  |
| 38      | DMY <sub>18</sub>    | -7350 | -1396 | 89      | DMY <sub>48</sub>    | -3930  | -1396  | 140     | OSC <sub>2</sub>     | 1650   | -1396  |
| 39      | RES <sub>b</sub>     | -7290 | -1396 | 90      | D <sub>1</sub>       | -3810  | -1396  | 141     | DMY <sub>76</sub>    | 1830   | -1396  |
| 40      | DMY <sub>19</sub>    | -7230 | -1396 | 91      | DMY <sub>49</sub>    | -3690  | -1396  | 142     | DMY <sub>77</sub>    | 1890   | -1396  |
| 41      | DMY <sub>20</sub>    | -7170 | -1396 | 92      | D <sub>2</sub>       | -3570  | -1396  | 143     | V <sub>SSH</sub> (L) | 1950   | -1396  |
| 42      | DMY <sub>21</sub>    | -7110 | -1396 | 93      | DMY <sub>50</sub>    | -3450  | -1396  | 144     | V <sub>SSH</sub> (C) | 2010   | -1396  |
| 43      | CS <sub>b</sub>      | -7050 | -1396 | 94      | D <sub>3</sub>       | -3330  | -1396  | 145     | V <sub>SSH</sub> (R) | 2070   | -1396  |
| 44      | DMY <sub>22</sub>    | -6990 | -1396 | 95      | DMY <sub>51</sub>    | -3210  | -1396  | 146     | DMY <sub>78</sub>    | 2250   | -1396  |
| 45      | DMY <sub>23</sub>    | -6930 | -1396 | 96      | D <sub>4</sub>       | -3090  | -1396  | 147     | DMY <sub>79</sub>    | 2310   | -1396  |
| 46      | DMY <sub>24</sub>    | -6870 | -1396 | 97      | DMY <sub>52</sub>    | -2970  | -1396  | 148     | V <sub>LCD</sub> (L) | 2370   | -1396  |
| 47      | RS                   | -6810 | -1396 | 98      | D <sub>5</sub>       | -2850  | -1396  | 149     | V <sub>LCD</sub> (C) | 2430   | -1396  |
| 48      | DMY <sub>25</sub>    | -6750 | -1396 | 99      | DMY <sub>53</sub>    | -2730  | -1396  | 150     | V <sub>LCD</sub> (R) | 2490   | -1396  |
| 49      | DMY <sub>26</sub>    | -6690 | -1396 | 100     | D <sub>6</sub>       | -2610  | -1396  | 151     | V <sub>1</sub> (L)   | 2670   | -1396  |
| 50      | V <sub>SS</sub> (L)  | -6630 | -1396 | 101     | DMY <sub>54</sub>    | -2490  | -1396  | 152     | V <sub>1</sub> (C)   | 2730   | -1396  |
| 51      | V <sub>SS</sub> (C)  | -6570 | -1396 | 102     | D <sub>7</sub>       | -2370  | -1396  | 153     | V <sub>1</sub> (R)   | 2790   | -1396  |

## ■ PAD COORDINATES 2

Chip Size 19930μm x 3060μm (Chip Center 0μm x 0μm )

| PAD No. | Terminal             | X(μm) | Y(μm) | PAD No. | Terminal             | X (μm) | Y (μm) | PAD No. | Terminal           | X (μm) | Y (μm) |
|---------|----------------------|-------|-------|---------|----------------------|--------|--------|---------|--------------------|--------|--------|
| 154     | DMY <sub>80</sub>    | 2850  | -1396 | 205     | DMY <sub>95</sub>    | 6390   | -1396  | 256     | COM <sub>70</sub>  | 9473   | -1396  |
| 155     | V <sub>2</sub> (L)   | 2910  | -1396 | 206     | C <sub>3</sub> +(L)  | 6450   | -1396  | 257     | COM <sub>69</sub>  | 9518   | -1396  |
| 156     | V <sub>2</sub> (C)   | 2970  | -1396 | 207     | C <sub>3</sub> +(C)  | 6510   | -1396  | 258     | DMY <sub>109</sub> | 9581   | -1396  |
| 157     | V <sub>2</sub> (R)   | 3030  | -1396 | 208     | C <sub>3</sub> +(R)  | 6570   | -1396  | 259     | DMY <sub>110</sub> | 9831   | -1143  |
| 158     | V <sub>3</sub> (L)   | 3210  | -1396 | 209     | DMY <sub>96</sub>    | 6630   | -1396  | 260     | COM <sub>68</sub>  | 9831   | -1080  |
| 159     | V <sub>3</sub> (C)   | 3270  | -1396 | 210     | C <sub>3</sub> -(L)  | 6690   | -1396  | 261     | COM <sub>67</sub>  | 9831   | -1035  |
| 160     | V <sub>3</sub> (R)   | 3330  | -1396 | 211     | C <sub>3</sub> -(C)  | 6750   | -1396  | 262     | COM <sub>66</sub>  | 9831   | -990   |
| 161     | DMY <sub>81</sub>    | 3390  | -1396 | 212     | C <sub>3</sub> -(R)  | 6810   | -1396  | 263     | COM <sub>65</sub>  | 9831   | -945   |
| 162     | V <sub>4</sub> (L)   | 3450  | -1396 | 213     | DMY <sub>97</sub>    | 6870   | -1396  | 264     | COM <sub>64</sub>  | 9831   | -900   |
| 163     | V <sub>4</sub> (C)   | 3510  | -1396 | 214     | C <sub>4</sub> +(L)  | 6930   | -1396  | 265     | COM <sub>63</sub>  | 9831   | -855   |
| 164     | V <sub>4</sub> (R)   | 3570  | -1396 | 215     | C <sub>4</sub> +(C)  | 6990   | -1396  | 266     | COM <sub>62</sub>  | 9831   | -810   |
| 165     | V <sub>REG</sub> (L) | 3750  | -1396 | 216     | C <sub>4</sub> +(R)  | 7050   | -1396  | 267     | COM <sub>61</sub>  | 9831   | -765   |
| 166     | V <sub>REG</sub> (C) | 3810  | -1396 | 217     | DMY <sub>98</sub>    | 7110   | -1396  | 268     | COM <sub>60</sub>  | 9831   | -720   |
| 167     | V <sub>REG</sub> (R) | 3870  | -1396 | 218     | C <sub>4</sub> -(L)  | 7170   | -1396  | 269     | COM <sub>59</sub>  | 9831   | -675   |
| 168     | DMY <sub>82</sub>    | 3930  | -1396 | 219     | C <sub>4</sub> -(C)  | 7230   | -1396  | 270     | COM <sub>58</sub>  | 9831   | -630   |
| 169     | DMY <sub>83</sub>    | 3990  | -1396 | 220     | C <sub>4</sub> -(R)  | 7290   | -1396  | 271     | COM <sub>57</sub>  | 9831   | -585   |
| 170     | V <sub>REF</sub> (L) | 4050  | -1396 | 221     | DMY <sub>99</sub>    | 7350   | -1396  | 272     | COM <sub>56</sub>  | 9831   | -540   |
| 171     | V <sub>REF</sub> (C) | 4110  | -1396 | 222     | C <sub>5</sub> +(L)  | 7410   | -1396  | 273     | COM <sub>55</sub>  | 9831   | -495   |
| 172     | V <sub>REF</sub> (R) | 4170  | -1396 | 223     | C <sub>5</sub> +(C)  | 7470   | -1396  | 274     | COM <sub>54</sub>  | 9831   | -450   |
| 173     | DMY <sub>84</sub>    | 4230  | -1396 | 224     | C <sub>5</sub> +(R)  | 7530   | -1396  | 275     | COM <sub>53</sub>  | 9831   | -405   |
| 174     | V <sub>BA</sub> (L)  | 4290  | -1396 | 225     | DMY <sub>100</sub>   | 7590   | -1396  | 276     | COM <sub>52</sub>  | 9831   | -360   |
| 175     | V <sub>BA</sub> (C)  | 4350  | -1396 | 226     | C <sub>5</sub> -(L)  | 7650   | -1396  | 277     | COM <sub>51</sub>  | 9831   | -315   |
| 176     | V <sub>BA</sub> (R)  | 4410  | -1396 | 227     | C <sub>5</sub> -(C)  | 7710   | -1396  | 278     | COM <sub>50</sub>  | 9831   | -270   |
| 177     | DMY <sub>85</sub>    | 4470  | -1396 | 228     | C <sub>5</sub> -(R)  | 7770   | -1396  | 279     | COM <sub>49</sub>  | 9831   | -225   |
| 178     | DMY <sub>86</sub>    | 4530  | -1396 | 229     | DMY <sub>101</sub>   | 7830   | -1396  | 280     | COM <sub>48</sub>  | 9831   | -180   |
| 179     | DMY <sub>87</sub>    | 4590  | -1396 | 230     | C <sub>6</sub> +(L)  | 7890   | -1396  | 281     | COM <sub>47</sub>  | 9831   | -135   |
| 180     | V <sub>EE</sub> (L)  | 4650  | -1396 | 231     | C <sub>6</sub> +(C)  | 7950   | -1396  | 282     | COM <sub>46</sub>  | 9831   | -90    |
| 181     | V <sub>EE</sub> (C)  | 4710  | -1396 | 232     | C <sub>6</sub> +(R)  | 8010   | -1396  | 283     | COM <sub>45</sub>  | 9831   | -45    |
| 182     | V <sub>EE</sub> (R)  | 4770  | -1396 | 233     | DMY <sub>102</sub>   | 8070   | -1396  | 284     | COM <sub>44</sub>  | 9831   | 0      |
| 183     | DMY <sub>88</sub>    | 4950  | -1396 | 234     | C <sub>6</sub> -(L)  | 8130   | -1396  | 285     | COM <sub>43</sub>  | 9831   | 45     |
| 184     | DMY <sub>89</sub>    | 5010  | -1396 | 235     | C <sub>6</sub> -(C)  | 8190   | -1396  | 286     | COM <sub>42</sub>  | 9831   | 90     |
| 185     | V <sub>SSH</sub> (L) | 5190  | -1396 | 236     | C <sub>6</sub> -(R)  | 8250   | -1396  | 287     | COM <sub>41</sub>  | 9831   | 135    |
| 186     | V <sub>SSH</sub> (C) | 5250  | -1396 | 237     | DMY <sub>103</sub>   | 8310   | -1396  | 288     | COM <sub>40</sub>  | 9831   | 180    |
| 187     | V <sub>SSH</sub> (R) | 5310  | -1396 | 238     | DMY <sub>104</sub>   | 8370   | -1396  | 289     | COM <sub>39</sub>  | 9831   | 225    |
| 188     | DMY <sub>90</sub>    | 5370  | -1396 | 239     | DMY <sub>105</sub>   | 8430   | -1396  | 290     | COM <sub>38</sub>  | 9831   | 270    |
| 189     | DMY <sub>91</sub>    | 5430  | -1396 | 240     | DMY <sub>106</sub>   | 8490   | -1396  | 291     | COM <sub>37</sub>  | 9831   | 315    |
| 190     | C <sub>1</sub> +(L)  | 5490  | -1396 | 241     | DMY <sub>107</sub>   | 8550   | -1396  | 292     | COM <sub>36</sub>  | 9831   | 360    |
| 191     | C <sub>1</sub> +(C)  | 5550  | -1396 | 242     | V <sub>OUT</sub> (L) | 8610   | -1396  | 293     | COM <sub>35</sub>  | 9831   | 405    |
| 192     | C <sub>1</sub> +(R)  | 5610  | -1396 | 243     | V <sub>OUT</sub> (C) | 8670   | -1396  | 294     | COM <sub>34</sub>  | 9831   | 450    |
| 193     | DMY <sub>92</sub>    | 5670  | -1396 | 244     | V <sub>OUT</sub> (R) | 8730   | -1396  | 295     | COM <sub>33</sub>  | 9831   | 495    |
| 194     | C <sub>1</sub> -(L)  | 5730  | -1396 | 245     | DMY <sub>108</sub>   | 8910   | -1396  | 296     | COM <sub>32</sub>  | 9831   | 540    |
| 195     | C <sub>1</sub> -(C)  | 5790  | -1396 | 246     | COM <sub>80</sub>    | 9023   | -1396  | 297     | COM <sub>31</sub>  | 9831   | 585    |
| 196     | C <sub>1</sub> -(R)  | 5850  | -1396 | 247     | COM <sub>79</sub>    | 9068   | -1396  | 298     | COM <sub>30</sub>  | 9831   | 630    |
| 197     | DMY <sub>93</sub>    | 5910  | -1396 | 248     | COM <sub>78</sub>    | 9113   | -1396  | 299     | COM <sub>29</sub>  | 9831   | 675    |
| 198     | C <sub>2</sub> +(L)  | 5970  | -1396 | 249     | COM <sub>77</sub>    | 9158   | -1396  | 300     | COM <sub>28</sub>  | 9831   | 720    |
| 199     | C <sub>2</sub> +(C)  | 6030  | -1396 | 250     | COM <sub>76</sub>    | 9203   | -1396  | 301     | COM <sub>27</sub>  | 9831   | 765    |
| 200     | C <sub>2</sub> +(R)  | 6090  | -1396 | 251     | COM <sub>75</sub>    | 9248   | -1396  | 302     | COM <sub>26</sub>  | 9831   | 810    |
| 201     | DMY <sub>94</sub>    | 6150  | -1396 | 252     | COM <sub>74</sub>    | 9293   | -1396  | 303     | COM <sub>25</sub>  | 9831   | 855    |
| 202     | C <sub>2</sub> -(L)  | 6210  | -1396 | 253     | COM <sub>73</sub>    | 9338   | -1396  | 304     | COM <sub>24</sub>  | 9831   | 900    |
| 203     | C <sub>2</sub> -(C)  | 6270  | -1396 | 254     | COM <sub>72</sub>    | 9383   | -1396  | 305     | COM <sub>23</sub>  | 9831   | 945    |
| 204     | C <sub>2</sub> -(R)  | 6330  | -1396 | 255     | COM <sub>71</sub>    | 9428   | -1396  | 306     | COM <sub>22</sub>  | 9831   | 990    |

## ■ PAD COORDINATES 3

Chip Size 19930μm x 3060μm (Chip Center 0μm x 0μm )

| PAD No. | Terminal           | X(μm) | Y(μm) | PAD No. | Terminal           | X (μm) | Y (μm) | PAD No. | Terminal           | X (μm) | Y (μm) |
|---------|--------------------|-------|-------|---------|--------------------|--------|--------|---------|--------------------|--------|--------|
| 307     | COM <sub>21</sub>  | 9831  | 1035  | 358     | SEGA <sub>9</sub>  | 7403   | 1396   | 409     | SEGA <sub>26</sub> | 5108   | 1396   |
| 308     | COM <sub>20</sub>  | 9831  | 1080  | 359     | SEGB <sub>9</sub>  | 7358   | 1396   | 410     | SEGB <sub>26</sub> | 5063   | 1396   |
| 309     | DMY <sub>111</sub> | 9831  | 1144  | 360     | SEGC <sub>9</sub>  | 7313   | 1396   | 411     | SEGC <sub>26</sub> | 5018   | 1396   |
| 310     | DMY <sub>112</sub> | 9581  | 1396  | 361     | SEGA <sub>10</sub> | 7268   | 1396   | 412     | SEGA <sub>27</sub> | 4973   | 1396   |
| 311     | COM <sub>19</sub>  | 9518  | 1396  | 362     | SEGB <sub>10</sub> | 7223   | 1396   | 413     | SEGB <sub>27</sub> | 4928   | 1396   |
| 312     | COM <sub>18</sub>  | 9473  | 1396  | 363     | SEGC <sub>10</sub> | 7178   | 1396   | 414     | SEGC <sub>27</sub> | 4883   | 1396   |
| 313     | COM <sub>17</sub>  | 9428  | 1396  | 364     | SEGA <sub>11</sub> | 7133   | 1396   | 415     | SEGA <sub>28</sub> | 4838   | 1396   |
| 314     | COM <sub>16</sub>  | 9383  | 1396  | 365     | SEGB <sub>11</sub> | 7088   | 1396   | 416     | SEGB <sub>28</sub> | 4793   | 1396   |
| 315     | COM <sub>15</sub>  | 9338  | 1396  | 366     | SEGC <sub>11</sub> | 7043   | 1396   | 417     | SEGC <sub>28</sub> | 4748   | 1396   |
| 316     | COM <sub>14</sub>  | 9293  | 1396  | 367     | SEGA <sub>12</sub> | 6998   | 1396   | 418     | SEGA <sub>29</sub> | 4703   | 1396   |
| 317     | COM <sub>13</sub>  | 9248  | 1396  | 368     | SEGB <sub>12</sub> | 6953   | 1396   | 419     | SEGB <sub>29</sub> | 4658   | 1396   |
| 318     | COM <sub>12</sub>  | 9203  | 1396  | 369     | SEGC <sub>12</sub> | 6908   | 1396   | 420     | SEGC <sub>29</sub> | 4613   | 1396   |
| 319     | COM <sub>11</sub>  | 9158  | 1396  | 370     | SEGA <sub>13</sub> | 6863   | 1396   | 421     | SEGA <sub>30</sub> | 4568   | 1396   |
| 320     | COM <sub>10</sub>  | 9113  | 1396  | 371     | SEGB <sub>13</sub> | 6818   | 1396   | 422     | SEGB <sub>30</sub> | 4523   | 1396   |
| 321     | COM <sub>9</sub>   | 9068  | 1396  | 372     | SEGC <sub>13</sub> | 6773   | 1396   | 423     | SEGC <sub>30</sub> | 4478   | 1396   |
| 322     | COM <sub>8</sub>   | 9023  | 1396  | 373     | SEGA <sub>14</sub> | 6728   | 1396   | 424     | SEGA <sub>31</sub> | 4433   | 1396   |
| 323     | COM <sub>7</sub>   | 8978  | 1396  | 374     | SEGB <sub>14</sub> | 6683   | 1396   | 425     | SEGB <sub>31</sub> | 4388   | 1396   |
| 324     | COM <sub>6</sub>   | 8933  | 1396  | 375     | SEGC <sub>14</sub> | 6638   | 1396   | 426     | SEGC <sub>31</sub> | 4343   | 1396   |
| 325     | COM <sub>5</sub>   | 8888  | 1396  | 376     | SEGA <sub>15</sub> | 6593   | 1396   | 427     | SEGA <sub>32</sub> | 4298   | 1396   |
| 326     | COM <sub>4</sub>   | 8843  | 1396  | 377     | SEGB <sub>15</sub> | 6548   | 1396   | 428     | SEGB <sub>32</sub> | 4253   | 1396   |
| 327     | COM <sub>3</sub>   | 8798  | 1396  | 378     | SEGC <sub>15</sub> | 6503   | 1396   | 429     | SEGC <sub>32</sub> | 4208   | 1396   |
| 328     | COM <sub>2</sub>   | 8753  | 1396  | 379     | SEGA <sub>16</sub> | 6458   | 1396   | 430     | SEGA <sub>33</sub> | 4163   | 1396   |
| 329     | COM <sub>1</sub>   | 8708  | 1396  | 380     | SEGB <sub>16</sub> | 6413   | 1396   | 431     | SEGB <sub>33</sub> | 4118   | 1396   |
| 330     | COM <sub>0</sub>   | 8663  | 1396  | 381     | SEGC <sub>16</sub> | 6368   | 1396   | 432     | SEGC <sub>33</sub> | 4073   | 1396   |
| 331     | SEGA <sub>0</sub>  | 8618  | 1396  | 382     | SEGA <sub>17</sub> | 6323   | 1396   | 433     | SEGA <sub>34</sub> | 4028   | 1396   |
| 332     | SEGB <sub>0</sub>  | 8573  | 1396  | 383     | SEGB <sub>17</sub> | 6278   | 1396   | 434     | SEGB <sub>34</sub> | 3983   | 1396   |
| 333     | SEGC <sub>0</sub>  | 8528  | 1396  | 384     | SEGC <sub>17</sub> | 6233   | 1396   | 435     | SEGC <sub>34</sub> | 3938   | 1396   |
| 334     | SEGA <sub>1</sub>  | 8483  | 1396  | 385     | SEGA <sub>18</sub> | 6188   | 1396   | 436     | SEGA <sub>35</sub> | 3893   | 1396   |
| 335     | SEGB <sub>1</sub>  | 8438  | 1396  | 386     | SEGB <sub>18</sub> | 6143   | 1396   | 437     | SEGB <sub>35</sub> | 3848   | 1396   |
| 336     | SEGC <sub>1</sub>  | 8393  | 1396  | 387     | SEGC <sub>18</sub> | 6098   | 1396   | 438     | SEGC <sub>35</sub> | 3803   | 1396   |
| 337     | SEGA <sub>2</sub>  | 8348  | 1396  | 388     | SEGA <sub>19</sub> | 6053   | 1396   | 439     | SEGA <sub>36</sub> | 3758   | 1396   |
| 338     | SEGB <sub>2</sub>  | 8303  | 1396  | 389     | SEGB <sub>19</sub> | 6008   | 1396   | 440     | SEGB <sub>36</sub> | 3713   | 1396   |
| 339     | SEGC <sub>2</sub>  | 8258  | 1396  | 390     | SEGC <sub>19</sub> | 5963   | 1396   | 441     | SEGC <sub>36</sub> | 3668   | 1396   |
| 340     | SEGA <sub>2</sub>  | 8213  | 1396  | 391     | SEGA <sub>20</sub> | 5918   | 1396   | 442     | SEGA <sub>37</sub> | 3623   | 1396   |
| 341     | SEGB <sub>3</sub>  | 8168  | 1396  | 392     | SEGB <sub>20</sub> | 5873   | 1396   | 443     | SEGB <sub>37</sub> | 3578   | 1396   |
| 342     | SEGC <sub>3</sub>  | 8123  | 1396  | 393     | SEGC <sub>20</sub> | 5828   | 1396   | 444     | SEGC <sub>37</sub> | 3533   | 1396   |
| 343     | SEGA <sub>4</sub>  | 8078  | 1396  | 394     | SEGA <sub>21</sub> | 5783   | 1396   | 445     | SEGA <sub>38</sub> | 3488   | 1396   |
| 344     | SEGB <sub>4</sub>  | 8033  | 1396  | 395     | SEGB <sub>21</sub> | 5738   | 1396   | 446     | SEGB <sub>38</sub> | 3443   | 1396   |
| 345     | SEGC <sub>4</sub>  | 7988  | 1396  | 396     | SEGC <sub>21</sub> | 5693   | 1396   | 447     | SEGC <sub>38</sub> | 3398   | 1396   |
| 346     | SEGA <sub>5</sub>  | 7943  | 1396  | 397     | SEGA <sub>22</sub> | 5648   | 1396   | 448     | SEGA <sub>39</sub> | 3353   | 1396   |
| 347     | SEGB <sub>5</sub>  | 7898  | 1396  | 398     | SEGB <sub>22</sub> | 5603   | 1396   | 449     | SEGB <sub>39</sub> | 3308   | 1396   |
| 348     | SEGC <sub>5</sub>  | 7853  | 1396  | 399     | SEGC <sub>22</sub> | 5558   | 1396   | 450     | SEGC <sub>39</sub> | 3263   | 1396   |
| 349     | SEGA <sub>6</sub>  | 7808  | 1396  | 400     | SEGA <sub>23</sub> | 5513   | 1396   | 451     | SEGA <sub>40</sub> | 3218   | 1396   |
| 350     | SEGB <sub>6</sub>  | 7763  | 1396  | 401     | SEGB <sub>23</sub> | 5468   | 1396   | 452     | SEGB <sub>40</sub> | 3173   | 1396   |
| 351     | SEGC <sub>6</sub>  | 7718  | 1396  | 402     | SEGC <sub>23</sub> | 5423   | 1396   | 453     | SEGC <sub>40</sub> | 3128   | 1396   |
| 352     | SEGA <sub>7</sub>  | 7673  | 1396  | 403     | SEGA <sub>24</sub> | 5378   | 1396   | 454     | SEGA <sub>41</sub> | 3083   | 1396   |
| 353     | SEGB <sub>7</sub>  | 7628  | 1396  | 404     | SEGB <sub>24</sub> | 5333   | 1396   | 455     | SEGB <sub>41</sub> | 3038   | 1396   |
| 354     | SEGC <sub>7</sub>  | 7583  | 1396  | 405     | SEGC <sub>24</sub> | 5288   | 1396   | 456     | SEGC <sub>41</sub> | 2993   | 1396   |
| 355     | SEGA <sub>8</sub>  | 7538  | 1396  | 406     | SEGA <sub>25</sub> | 5243   | 1396   | 457     | SEGA <sub>42</sub> | 2948   | 1396   |
| 356     | SEGB <sub>8</sub>  | 7493  | 1396  | 407     | SEGB <sub>25</sub> | 5198   | 1396   | 458     | SEGB <sub>42</sub> | 2903   | 1396   |
| 357     | SEGC <sub>8</sub>  | 7448  | 1396  | 408     | SEGC <sub>25</sub> | 5153   | 1396   | 459     | SEGC <sub>42</sub> | 2858   | 1396   |

## ■ PAD COORDINATES 4

Chip Size 19930μm x 3060μm (Chip Center 0μm x 0μm )

| PAD No. | Terminal           | X(μm) | Y(μm) | PAD No. | Terminal           | X (μm) | Y (μm) | PAD No. | Terminal           | X (μm) | Y (μm) |
|---------|--------------------|-------|-------|---------|--------------------|--------|--------|---------|--------------------|--------|--------|
| 460     | SEGA <sub>43</sub> | 2813  | 1396  | 511     | SEGA <sub>60</sub> | 518    | 1396   | 562     | SEGA <sub>77</sub> | -1778  | 1396   |
| 461     | SEGB <sub>43</sub> | 2768  | 1396  | 512     | SEGB <sub>60</sub> | 473    | 1396   | 563     | SEGB <sub>77</sub> | -1823  | 1396   |
| 462     | SEGC <sub>43</sub> | 2723  | 1396  | 513     | SEGC <sub>60</sub> | 428    | 1396   | 564     | SEGC <sub>77</sub> | -1868  | 1396   |
| 463     | SEGA <sub>44</sub> | 2678  | 1396  | 514     | SEGA <sub>61</sub> | 383    | 1396   | 565     | SEGA <sub>78</sub> | -1913  | 1396   |
| 464     | SEGB <sub>44</sub> | 2633  | 1396  | 515     | SEGB <sub>61</sub> | 338    | 1396   | 566     | SEGB <sub>78</sub> | -1958  | 1396   |
| 465     | SEGC <sub>44</sub> | 2588  | 1396  | 516     | SEGC <sub>61</sub> | 293    | 1396   | 567     | SEGC <sub>78</sub> | -2003  | 1396   |
| 466     | SEGA <sub>45</sub> | 2543  | 1396  | 517     | SEGA <sub>62</sub> | 248    | 1396   | 568     | SEGA <sub>79</sub> | -2048  | 1396   |
| 467     | SEGB <sub>45</sub> | 2498  | 1396  | 518     | SEGB <sub>62</sub> | 203    | 1396   | 569     | SEGB <sub>79</sub> | -2093  | 1396   |
| 468     | SEGC <sub>45</sub> | 2453  | 1396  | 519     | SEGC <sub>62</sub> | 158    | 1396   | 570     | SEGC <sub>79</sub> | -2138  | 1396   |
| 469     | SEGA <sub>46</sub> | 2408  | 1396  | 520     | SEGA <sub>63</sub> | 113    | 1396   | 571     | SEGA <sub>80</sub> | -2183  | 1396   |
| 470     | SEGB <sub>46</sub> | 2363  | 1396  | 521     | SEGB <sub>63</sub> | 68     | 1396   | 572     | SEGB <sub>80</sub> | -2228  | 1396   |
| 471     | SEGC <sub>46</sub> | 2318  | 1396  | 522     | SEGC <sub>63</sub> | 23     | 1396   | 573     | SEGC <sub>80</sub> | -2273  | 1396   |
| 472     | SEGA <sub>47</sub> | 2273  | 1396  | 523     | SEGA <sub>64</sub> | -23    | 1396   | 574     | SEGA <sub>81</sub> | -2318  | 1396   |
| 473     | SEGB <sub>47</sub> | 2228  | 1396  | 524     | SEGB <sub>64</sub> | -68    | 1396   | 575     | SEGB <sub>81</sub> | -2363  | 1396   |
| 474     | SEGC <sub>47</sub> | 2183  | 1396  | 525     | SEGC <sub>64</sub> | -113   | 1396   | 576     | SEGC <sub>81</sub> | -2408  | 1396   |
| 475     | SEGA <sub>48</sub> | 2138  | 1396  | 526     | SEGA <sub>65</sub> | -158   | 1396   | 577     | SEGA <sub>82</sub> | -2453  | 1396   |
| 476     | SEGB <sub>48</sub> | 2093  | 1396  | 527     | SEGB <sub>65</sub> | -203   | 1396   | 578     | SEGB <sub>82</sub> | -2498  | 1396   |
| 477     | SEGC <sub>48</sub> | 2048  | 1396  | 528     | SEGC <sub>65</sub> | -248   | 1396   | 579     | SEGC <sub>82</sub> | -2543  | 1396   |
| 478     | SEGA <sub>49</sub> | 2003  | 1396  | 529     | SEGA <sub>66</sub> | -293   | 1396   | 580     | SEGA <sub>83</sub> | -2588  | 1396   |
| 479     | SEGB <sub>49</sub> | 1958  | 1396  | 530     | SEGB <sub>66</sub> | -338   | 1396   | 581     | SEGB <sub>83</sub> | -2633  | 1396   |
| 480     | SEGC <sub>49</sub> | 1913  | 1396  | 531     | SEGC <sub>66</sub> | -383   | 1396   | 582     | SEGC <sub>83</sub> | -2678  | 1396   |
| 481     | SEGA <sub>50</sub> | 1868  | 1396  | 532     | SEGA <sub>67</sub> | -428   | 1396   | 583     | SEGA <sub>84</sub> | -2723  | 1396   |
| 482     | SEGB <sub>50</sub> | 1823  | 1396  | 533     | SEGB <sub>67</sub> | -473   | 1396   | 584     | SEGB <sub>84</sub> | -2768  | 1396   |
| 483     | SEGC <sub>50</sub> | 1778  | 1396  | 534     | SEGC <sub>67</sub> | -518   | 1396   | 585     | SEGC <sub>84</sub> | -2813  | 1396   |
| 484     | SEGA <sub>51</sub> | 1733  | 1396  | 535     | SEGA <sub>68</sub> | -563   | 1396   | 586     | SEGA <sub>85</sub> | -2858  | 1396   |
| 485     | SEGB <sub>51</sub> | 1688  | 1396  | 536     | SEGB <sub>68</sub> | -608   | 1396   | 587     | SEGB <sub>85</sub> | -2903  | 1396   |
| 486     | SEGC <sub>51</sub> | 1643  | 1396  | 537     | SEGC <sub>68</sub> | -653   | 1396   | 588     | SEGC <sub>85</sub> | -2948  | 1396   |
| 487     | SEGA <sub>52</sub> | 1598  | 1396  | 538     | SEGA <sub>69</sub> | -698   | 1396   | 589     | SEGA <sub>86</sub> | -2993  | 1396   |
| 488     | SEGB <sub>52</sub> | 1553  | 1396  | 539     | SEGB <sub>69</sub> | -743   | 1396   | 590     | SEGB <sub>86</sub> | -3038  | 1396   |
| 489     | SEGC <sub>52</sub> | 1508  | 1396  | 540     | SEGC <sub>69</sub> | -788   | 1396   | 591     | SEGC <sub>86</sub> | -3083  | 1396   |
| 490     | SEGA <sub>53</sub> | 1463  | 1396  | 541     | SEGA <sub>70</sub> | -833   | 1396   | 592     | SEGA <sub>87</sub> | -3128  | 1396   |
| 491     | SEGB <sub>53</sub> | 1418  | 1396  | 542     | SEGB <sub>70</sub> | -878   | 1396   | 593     | SEGB <sub>87</sub> | -3173  | 1396   |
| 492     | SEGC <sub>53</sub> | 1373  | 1396  | 543     | SEGC <sub>70</sub> | -923   | 1396   | 594     | SEGC <sub>87</sub> | -3218  | 1396   |
| 493     | SEGA <sub>54</sub> | 1328  | 1396  | 544     | SEGA <sub>71</sub> | -968   | 1396   | 595     | SEGA <sub>88</sub> | -3263  | 1396   |
| 494     | SEGB <sub>54</sub> | 1283  | 1396  | 545     | SEGB <sub>71</sub> | -1013  | 1396   | 596     | SEGB <sub>88</sub> | -3308  | 1396   |
| 495     | SEGC <sub>54</sub> | 1238  | 1396  | 546     | SEGC <sub>71</sub> | -1058  | 1396   | 597     | SEGC <sub>88</sub> | -3353  | 1396   |
| 496     | SEGA <sub>55</sub> | 1193  | 1396  | 547     | SEGA <sub>72</sub> | -1103  | 1396   | 598     | SEGA <sub>89</sub> | -3398  | 1396   |
| 497     | SEGB <sub>55</sub> | 1148  | 1396  | 548     | SEGB <sub>72</sub> | -1148  | 1396   | 599     | SEGB <sub>89</sub> | -3443  | 1396   |
| 498     | SEGC <sub>55</sub> | 1103  | 1396  | 549     | SEGC <sub>72</sub> | -1193  | 1396   | 600     | SEGC <sub>89</sub> | -3488  | 1396   |
| 499     | SEGA <sub>56</sub> | 1058  | 1396  | 550     | SEGA <sub>73</sub> | -1238  | 1396   | 601     | SEGA <sub>90</sub> | -3533  | 1396   |
| 500     | SEGB <sub>56</sub> | 1013  | 1396  | 551     | SEGB <sub>73</sub> | -1283  | 1396   | 602     | SEGB <sub>90</sub> | -3578  | 1396   |
| 501     | SEGC <sub>56</sub> | 968   | 1396  | 552     | SEGC <sub>73</sub> | -1328  | 1396   | 603     | SEGC <sub>90</sub> | -3623  | 1396   |
| 502     | SEGA <sub>57</sub> | 923   | 1396  | 553     | SEGA <sub>74</sub> | -1373  | 1396   | 604     | SEGA <sub>91</sub> | -3668  | 1396   |
| 503     | SEGB <sub>57</sub> | 878   | 1396  | 554     | SEGB <sub>74</sub> | -1418  | 1396   | 605     | SEGB <sub>91</sub> | -3713  | 1396   |
| 504     | SEGC <sub>57</sub> | 833   | 1396  | 555     | SEGC <sub>74</sub> | -1463  | 1396   | 606     | SEGC <sub>91</sub> | -3758  | 1396   |
| 505     | SEGA <sub>58</sub> | 788   | 1396  | 556     | SEGA <sub>75</sub> | -1508  | 1396   | 607     | SEGA <sub>92</sub> | -3803  | 1396   |
| 506     | SEGB <sub>58</sub> | 743   | 1396  | 557     | SEGB <sub>75</sub> | -1553  | 1396   | 608     | SEGB <sub>92</sub> | -3848  | 1396   |
| 507     | SEGC <sub>58</sub> | 698   | 1396  | 558     | SEGC <sub>75</sub> | -1598  | 1396   | 609     | SEGC <sub>92</sub> | -3893  | 1396   |
| 508     | SEGA <sub>59</sub> | 653   | 1396  | 559     | SEGA <sub>76</sub> | -1643  | 1396   | 610     | SEGA <sub>93</sub> | -3938  | 1396   |
| 509     | SEGB <sub>59</sub> | 608   | 1396  | 560     | SEGB <sub>76</sub> | -1688  | 1396   | 611     | SEGB <sub>93</sub> | -3983  | 1396   |
| 510     | SEGC <sub>59</sub> | 563   | 1396  | 561     | SEGC <sub>76</sub> | -1733  | 1396   | 612     | SEGC <sub>93</sub> | -4028  | 1396   |



## ■ PAD COORDINATES 5

Chip Size 19930μm x 3060μm (Chip Center 0μm x 0μm )


| PAD No. | Terminal            | X(μm) | Y(μm) | PAD No. | Terminal            | X (μm) | Y (μm) | PAD No. | Terminal           | X (μm) | Y (μm) |
|---------|---------------------|-------|-------|---------|---------------------|--------|--------|---------|--------------------|--------|--------|
| 613     | SEGA <sub>94</sub>  | -4073 | 1396  | 664     | SEGA <sub>111</sub> | -6368  | 1396   | 715     | COM <sub>81</sub>  | -8663  | 1396   |
| 614     | SEGB <sub>94</sub>  | -4118 | 1396  | 665     | SEGB <sub>111</sub> | -6413  | 1396   | 716     | COM <sub>82</sub>  | -8708  | 1396   |
| 615     | SEGC <sub>94</sub>  | -4163 | 1396  | 666     | SEGC <sub>111</sub> | -6458  | 1396   | 717     | COM <sub>83</sub>  | -8753  | 1396   |
| 616     | SEGA <sub>95</sub>  | -4208 | 1396  | 667     | SEGA <sub>112</sub> | -6503  | 1396   | 718     | COM <sub>84</sub>  | -8798  | 1396   |
| 617     | SEGB <sub>95</sub>  | -4253 | 1396  | 668     | SEGB <sub>112</sub> | -6548  | 1396   | 719     | COM <sub>85</sub>  | -8843  | 1396   |
| 618     | SEGC <sub>95</sub>  | -4298 | 1396  | 669     | SEGC <sub>112</sub> | -6593  | 1396   | 720     | COM <sub>86</sub>  | -8888  | 1396   |
| 619     | SEGA <sub>96</sub>  | -4343 | 1396  | 670     | SEGA <sub>113</sub> | -6638  | 1396   | 721     | COM <sub>87</sub>  | -8933  | 1396   |
| 620     | SEGB <sub>96</sub>  | -4388 | 1396  | 671     | SEGB <sub>113</sub> | -6683  | 1396   | 722     | COM <sub>88</sub>  | -8978  | 1396   |
| 621     | SEGC <sub>96</sub>  | -4433 | 1396  | 672     | SEGC <sub>113</sub> | -6728  | 1396   | 723     | COM <sub>89</sub>  | -9023  | 1396   |
| 622     | SEGA <sub>97</sub>  | -4478 | 1396  | 673     | SEGA <sub>114</sub> | -6773  | 1396   | 724     | COM <sub>90</sub>  | -9068  | 1396   |
| 623     | SEGB <sub>97</sub>  | -4523 | 1396  | 674     | SEGB <sub>114</sub> | -6818  | 1396   | 725     | COM <sub>91</sub>  | -9113  | 1396   |
| 624     | SEGC <sub>97</sub>  | -4568 | 1396  | 675     | SEGC <sub>114</sub> | -6863  | 1396   | 726     | COM <sub>92</sub>  | -9158  | 1396   |
| 625     | SEGA <sub>98</sub>  | -4613 | 1396  | 676     | SEGA <sub>115</sub> | -6908  | 1396   | 727     | COM <sub>93</sub>  | -9203  | 1396   |
| 626     | SEGB <sub>98</sub>  | -4658 | 1396  | 677     | SEGB <sub>115</sub> | -6953  | 1396   | 728     | COM <sub>94</sub>  | -9248  | 1396   |
| 627     | SEGC <sub>98</sub>  | -4703 | 1396  | 678     | SEGC <sub>115</sub> | -6998  | 1396   | 729     | COM <sub>95</sub>  | -9293  | 1396   |
| 628     | SEGA <sub>99</sub>  | -4748 | 1396  | 679     | SEGA <sub>116</sub> | -7043  | 1396   | 730     | COM <sub>96</sub>  | -9338  | 1396   |
| 629     | SEGB <sub>99</sub>  | -4793 | 1396  | 680     | SEGB <sub>116</sub> | -7088  | 1396   | 731     | COM <sub>97</sub>  | -9383  | 1396   |
| 630     | SEGC <sub>99</sub>  | -4838 | 1396  | 681     | SEGC <sub>116</sub> | -7133  | 1396   | 732     | COM <sub>98</sub>  | -9428  | 1396   |
| 631     | SEGA <sub>100</sub> | -4883 | 1396  | 682     | SEGA <sub>117</sub> | -7178  | 1396   | 733     | COM <sub>99</sub>  | -9473  | 1396   |
| 632     | SEGB <sub>100</sub> | -4928 | 1396  | 683     | SEGB <sub>117</sub> | -7223  | 1396   | 734     | COM <sub>100</sub> | -9518  | 1396   |
| 633     | SEGC <sub>100</sub> | -4973 | 1396  | 684     | SEGC <sub>117</sub> | -7268  | 1396   | 735     | DMY <sub>113</sub> | -9581  | 1396   |
| 634     | SEGA <sub>101</sub> | -5018 | 1396  | 685     | SEGA <sub>118</sub> | -7313  | 1396   | 736     | DMY <sub>114</sub> | -9831  | 1143   |
| 635     | SEGB <sub>101</sub> | -5063 | 1396  | 686     | SEGB <sub>118</sub> | -7358  | 1396   | 737     | COM <sub>101</sub> | -9831  | 1080   |
| 636     | SEGC <sub>101</sub> | -5108 | 1396  | 687     | SEGC <sub>118</sub> | -7403  | 1396   | 738     | COM <sub>102</sub> | -9831  | 1035   |
| 637     | SEGA <sub>102</sub> | -5153 | 1396  | 688     | SEGA <sub>119</sub> | -7448  | 1396   | 739     | COM <sub>103</sub> | -9831  | 990    |
| 638     | SEGB <sub>102</sub> | -5198 | 1396  | 689     | SEGB <sub>119</sub> | -7493  | 1396   | 740     | COM <sub>104</sub> | -9831  | 945    |
| 639     | SEGC <sub>102</sub> | -5243 | 1396  | 690     | SEGC <sub>119</sub> | -7538  | 1396   | 741     | COM <sub>105</sub> | -9831  | 900    |
| 640     | SEGA <sub>103</sub> | -5288 | 1396  | 691     | SEGA <sub>120</sub> | -7583  | 1396   | 742     | COM <sub>106</sub> | -9831  | 855    |
| 641     | SEGB <sub>103</sub> | -5333 | 1396  | 692     | SEGB <sub>120</sub> | -7628  | 1396   | 743     | COM <sub>107</sub> | -9831  | 810    |
| 642     | SEGC <sub>103</sub> | -5378 | 1396  | 693     | SEGC <sub>120</sub> | -7673  | 1396   | 744     | COM <sub>108</sub> | -9831  | 765    |
| 643     | SEGA <sub>104</sub> | -5423 | 1396  | 694     | SEGA <sub>121</sub> | -7718  | 1396   | 745     | COM <sub>109</sub> | -9831  | 720    |
| 644     | SEGB <sub>104</sub> | -5468 | 1396  | 695     | SEGB <sub>121</sub> | -7763  | 1396   | 746     | COM <sub>110</sub> | -9831  | 675    |
| 645     | SEGC <sub>104</sub> | -5513 | 1396  | 696     | SEGC <sub>121</sub> | -7808  | 1396   | 747     | COM <sub>111</sub> | -9831  | 630    |
| 646     | SEGA <sub>105</sub> | -5558 | 1396  | 697     | SEGA <sub>122</sub> | -7853  | 1396   | 748     | COM <sub>112</sub> | -9831  | 585    |
| 647     | SEGB <sub>105</sub> | -5603 | 1396  | 698     | SEGB <sub>122</sub> | -7898  | 1396   | 749     | COM <sub>113</sub> | -9831  | 540    |
| 648     | SEGC <sub>105</sub> | -5648 | 1396  | 699     | SEGC <sub>122</sub> | -7943  | 1396   | 750     | COM <sub>114</sub> | -9831  | 495    |
| 649     | SEGA <sub>106</sub> | -5693 | 1396  | 700     | SEGA <sub>123</sub> | -7988  | 1396   | 751     | COM <sub>115</sub> | -9831  | 450    |
| 650     | SEGB <sub>106</sub> | -5738 | 1396  | 701     | SEGB <sub>123</sub> | -8033  | 1396   | 752     | COM <sub>116</sub> | -9831  | 405    |
| 651     | SEGC <sub>106</sub> | -5783 | 1396  | 702     | SEGC <sub>123</sub> | -8078  | 1396   | 753     | COM <sub>117</sub> | -9831  | 360    |
| 652     | SEGA <sub>107</sub> | -5828 | 1396  | 703     | SEGA <sub>124</sub> | -8123  | 1396   | 754     | COM <sub>118</sub> | -9831  | 315    |
| 653     | SEGB <sub>107</sub> | -5873 | 1396  | 704     | SEGB <sub>124</sub> | -8168  | 1396   | 755     | COM <sub>119</sub> | -9831  | 270    |
| 654     | SEGC <sub>107</sub> | -5918 | 1396  | 705     | SEGC <sub>124</sub> | -8213  | 1396   | 756     | COM <sub>120</sub> | -9831  | 225    |
| 655     | SEGA <sub>108</sub> | -5963 | 1396  | 706     | SEGA <sub>125</sub> | -8258  | 1396   | 757     | COM <sub>121</sub> | -9831  | 180    |
| 656     | SEGB <sub>108</sub> | -6008 | 1396  | 707     | SEGB <sub>125</sub> | -8303  | 1396   | 758     | COM <sub>122</sub> | -9831  | 135    |
| 657     | SEGC <sub>108</sub> | -6053 | 1396  | 708     | SEGC <sub>125</sub> | -8348  | 1396   | 759     | COM <sub>123</sub> | -9831  | 90     |
| 658     | SEGA <sub>109</sub> | -6098 | 1396  | 709     | SEGA <sub>126</sub> | -8393  | 1396   | 760     | COM <sub>124</sub> | -9831  | 45     |
| 659     | SEGB <sub>109</sub> | -6143 | 1396  | 710     | SEGB <sub>126</sub> | -8438  | 1396   | 761     | COM <sub>125</sub> | -9831  | 0      |
| 660     | SEGC <sub>109</sub> | -6188 | 1396  | 711     | SEGC <sub>126</sub> | -8483  | 1396   | 762     | COM <sub>126</sub> | -9831  | -45    |
| 661     | SEGA <sub>110</sub> | -6233 | 1396  | 712     | SEGA <sub>127</sub> | -8528  | 1396   | 763     | COM <sub>127</sub> | -9831  | -90    |
| 662     | SEGB <sub>110</sub> | -6278 | 1396  | 713     | SEGB <sub>127</sub> | -8573  | 1396   | 764     | COM <sub>128</sub> | -9831  | -135   |
| 663     | SEGC <sub>110</sub> | -6323 | 1396  | 714     | SEGC <sub>127</sub> | -8618  | 1396   | 765     | COM <sub>129</sub> | -9831  | -180   |

## ■ PAD COORDINATES 6


Chip Size 19930μm x 3060μm (Chip Center 0μm x 0μm )

| PAD No. | Terminal           | X(μm) | Y(μm) |
|---------|--------------------|-------|-------|
| 766     | COM <sub>130</sub> | -9831 | -225  |
| 767     | COM <sub>131</sub> | -9831 | -270  |
| 768     | COM <sub>132</sub> | -9831 | -315  |
| 769     | COM <sub>133</sub> | -9831 | -360  |
| 770     | COM <sub>134</sub> | -9831 | -405  |
| 771     | COM <sub>135</sub> | -9831 | -450  |
| 772     | COM <sub>136</sub> | -9831 | -495  |
| 773     | COM <sub>137</sub> | -9831 | -540  |
| 774     | COM <sub>138</sub> | -9831 | -585  |
| 775     | COM <sub>139</sub> | -9831 | -630  |
| 776     | COM <sub>140</sub> | -9831 | -675  |
| 777     | COM <sub>141</sub> | -9831 | -720  |
| 778     | COM <sub>142</sub> | -9831 | -765  |
| 779     | COM <sub>143</sub> | -9831 | -810  |
| 780     | COM <sub>144</sub> | -9831 | -855  |
| 781     | COM <sub>145</sub> | -9831 | -900  |
| 782     | COM <sub>146</sub> | -9831 | -945  |
| 783     | COM <sub>147</sub> | -9831 | -990  |
| 784     | COM <sub>148</sub> | -9831 | -1035 |
| 785     | COM <sub>149</sub> | -9831 | -1080 |
| 786     | DMY <sub>115</sub> | -9831 | -1144 |

■ BLOCK DIAGRAM



■ POWER SUPPLY CIRCUITS BLOCK DIAGRAM



■ TERMINAL DESCRIPTION 1

| No.                                                     | Symbol                                        | I/O     | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
|---------------------------------------------------------|-----------------------------------------------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 30-32,<br>83-85                                         | $V_{DD}$                                      | Power   | Power supply for logic circuits                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| 50-52,<br>120-122                                       | $V_{SS}$                                      | Power   | GND for logic circuits                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
| 143-145,<br>185-187                                     | $V_{SSH}$                                     | Power   | GND for high voltage circuits                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| 58-60                                                   | $V_{DDA}$                                     | Power   | This terminal is internally connected to the $V_{DD}$ level.<br>• This terminal is used to fix the selection terminals to the $V_{DD}$ level.<br>Note) Do not use this terminal for a main power supply.                                                                                                                                                                                                                                                                                                                          |
| 16-18,<br>70-72                                         | $V_{SSA}$                                     | Power   | This terminal is internally connected to the $V_{SS}$ level.<br>• This terminal is used to fix the selection terminals of the $V_{SS}$ level.<br>Note) Do not use this terminal for a main GND.                                                                                                                                                                                                                                                                                                                                   |
| 148-150,<br>151-153,<br>155-157,<br>158-160,<br>162-164 | $V_{LCD}$<br>$V_1$<br>$V_2$<br>$V_3$<br>$V_4$ | Power/O | LCD driving voltages<br>• When the internal voltage booster is not used, external LCD driving voltages ( $V_1$ to $V_4$ and $V_{LCD}$ ) must be supplied on these terminals. The external voltages must be maintained with the following relation.<br>$V_{SS} < V_4 < V_3 < V_2 < V_1 < V_{LCD}$<br>• When the internal voltage booster is used, the LCD driving voltages ( $V_1$ to $V_4$ and $V_{LCD}$ ) are enabled by the "Power control" instruction. The capacitors between the $V_{SS}$ and these terminals are necessary. |
| 190-192,<br>194-196                                     | $C_1^+$<br>$C_1^-$                            | O       | Capacitor connection terminals for the voltage booster                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
| 198-200,<br>202-204                                     | $C_2^+$<br>$C_2^-$                            | O       | Capacitor connection terminals for the voltage booster                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
| 206-208,<br>210-212                                     | $C_3^+$<br>$C_3^-$                            | O       | Capacitor connection terminals or the voltage booster                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| 214-216,<br>218-220                                     | $C_4^+$<br>$C_4^-$                            | O       | Capacitor connection terminals for the voltage booster                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
| 222-224,<br>226-228                                     | $C_5^+$<br>$C_5^-$                            | O       | Capacitor connection terminals for the voltage booster                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
| 230-232,<br>234-236                                     | $C_6^+$<br>$C_6^-$                            | O       | Capacitor connection terminals for the voltage booster                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
| 174-176                                                 | $V_{BA}$                                      | O       | Output of the reference-voltage generator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| 170-172                                                 | $V_{REF}$                                     | I       | Input of the Voltage regulator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
| 180-182                                                 | $V_{EE}$                                      | Power   | Input of the Voltage booster input<br>• This terminal is normally connected to the $V_{DD}$ level.                                                                                                                                                                                                                                                                                                                                                                                                                                |
| 242-244                                                 | $V_{OUT}$                                     | Power/O | Output of the Voltage booster<br>Input for high voltage circuits in using external power supply                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| 165-167                                                 | $V_{REG}$                                     | O       | Output of the Voltage regulator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| 39                                                      | RESb                                          | I       | Reset<br>Active "0"                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |


## ■ TERMINAL DESCRIPTION 2

| No.                                     | Symbol                                                                                                                                            | I/O          | Function                                                                                                                                                                                                                                                                                                                                   |     |   |   |           |             |              |
|-----------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------|--------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----|---|---|-----------|-------------|--------------|
| 88                                      | D <sub>0</sub> /SCL                                                                                                                               | I/O          | <u>Parallel interface:</u><br>D <sub>7</sub> to D <sub>0</sub> : 8-bit bi-directional bus<br>•In the parallel interface mode (P/S="1"), these terminals connect to 8-bit bi-directional MPU bus.                                                                                                                                           |     |   |   |           |             |              |
| 90                                      | D <sub>1</sub> /SDA                                                                                                                               | I/O          | <u>Serial interface:</u><br>SDA : serial data<br>SCL : serial clock                                                                                                                                                                                                                                                                        |     |   |   |           |             |              |
| 94                                      | D <sub>3</sub> /SMODE                                                                                                                             | I/O          | SMODE : 3-/4-line serial interface mode selection<br>SPOL : RS polarity selection (in the 3-line serial interface mode)                                                                                                                                                                                                                    |     |   |   |           |             |              |
| 96                                      | D <sub>4</sub> /SPOL                                                                                                                              | I/O          | •In the 3-/4-line serial interface mode (P/S="0"), the D <sub>0</sub> terminal is assigned to the SCL and the D <sub>1</sub> terminal to the SDA.<br>•In the 3-line serial interface mode, the D <sub>4</sub> terminal is assigned to the SPOL.                                                                                            |     |   |   |           |             |              |
| 92, 98,<br>100,102                      | D <sub>2</sub> , D <sub>5</sub> ,<br>D <sub>6</sub> , D <sub>7</sub>                                                                              | I/O          | •Serial data on the SDA is fetched at the rising edge of the SCL signal in the order of the D <sub>7</sub> , D <sub>6</sub> ...D <sub>0</sub> , and the fetched data is converted into 8-bit parallel data at the falling edge of the 8th SCL signal.<br>•The SCL signal must be set to "0" after data transmissions or during non-access. |     |   |   |           |             |              |
| 104,106,108,<br>110,112,114,<br>116,118 | D <sub>8</sub> , D <sub>9</sub> , D <sub>10</sub> ,<br>D <sub>11</sub> , D <sub>12</sub> , D <sub>13</sub> ,<br>D <sub>14</sub> , D <sub>15</sub> | I/O          | 8-bit bi-directional bus<br>•In the 16-bit data bus mode, these terminals are assigned to the upper 8-bit data bus.<br>•In the serial interface mode or 8-bit data bus mode of the parallel interface, these terminals must be fixed to "1" or "0".                                                                                        |     |   |   |           |             |              |
| 43                                      | CSb                                                                                                                                               | I            | Chip select<br>Active "0"                                                                                                                                                                                                                                                                                                                  |     |   |   |           |             |              |
| 47                                      | RS                                                                                                                                                | I            | Resister select<br>•This signal distinguishes transferred data as an instruction or display data as follows. <table><tr><td>RS</td><td>H</td><td>L</td></tr><tr><td>Distinct.</td><td>Instruction</td><td>Display data</td></tr></table>                                                                                                   | RS  | H | L | Distinct. | Instruction | Display data |
| RS                                      | H                                                                                                                                                 | L            |                                                                                                                                                                                                                                                                                                                                            |     |   |   |           |             |              |
| Distinct.                               | Instruction                                                                                                                                       | Display data |                                                                                                                                                                                                                                                                                                                                            |     |   |   |           |             |              |
| 79                                      | RDb (E)                                                                                                                                           | I            | <u>80 series MPU interface (P/S="1", SEL68="0")</u><br>RDb signal. Active "0".<br><br><u>68 series MPU interface (P/S="1", SEL68="1")</u><br>Enable signal. Active "1".                                                                                                                                                                    |     |   |   |           |             |              |
| 75                                      | WRb (R/W)                                                                                                                                         | I            | <u>80 series MPU interface (P/S="1", SEL68="0")</u><br>WRb signal. Active "0".<br><br><u>68 series MPU interface (P/S="1", SEL68="1")</u><br>R/W signal. <table><tr><td>R/W</td><td>H</td><td>L</td></tr><tr><td>Status</td><td>Read</td><td>Write</td></tr></table>                                                                       | R/W | H | L | Status    | Read        | Write        |
| R/W                                     | H                                                                                                                                                 | L            |                                                                                                                                                                                                                                                                                                                                            |     |   |   |           |             |              |
| Status                                  | Read                                                                                                                                              | Write        |                                                                                                                                                                                                                                                                                                                                            |     |   |   |           |             |              |

## ■ TERMINAL DESCRIPTION 3

| No.    | Symbol            | I/O              | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |            |              |                  |        |            |              |   |     |    |          |          |   |   |     |    |          |            |          |
|--------|-------------------|------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------|--------------|------------------|--------|------------|--------------|---|-----|----|----------|----------|---|---|-----|----|----------|------------|----------|
| 67     | SEL68             | I                | MPU interface type select <table><tr><td>SEL68</td><td>H</td><td>L</td></tr><tr><td>Status</td><td>68 series</td><td>80 series</td></tr></table>                                                                                                                                                                                                                                                                                                                                                                                                                                                             | SEL68      | H            | L                | Status | 68 series  | 80 series    |   |     |    |          |          |   |   |     |    |          |            |          |
| SEL68  | H                 | L                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |            |              |                  |        |            |              |   |     |    |          |          |   |   |     |    |          |            |          |
| Status | 68 series         | 80 series        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |            |              |                  |        |            |              |   |     |    |          |          |   |   |     |    |          |            |          |
| 63     | P/S               | I                | Parallel / serial interface mode selection <table><tr><td>P/S</td><td>Chip Select</td><td>Data/Instruction</td><td>Data</td><td>Read/Write</td><td>Serial clock</td></tr><tr><td>H</td><td>CSb</td><td>RS</td><td>D0 to D7</td><td>RDb, WRb</td><td>-</td></tr><tr><td>L</td><td>CSb</td><td>RS</td><td>SDA (D1)</td><td>Write only</td><td>SCL (D0)</td></tr></table> <p>•Since the D<sub>15</sub> to D<sub>5</sub> and D<sub>2</sub> terminals are in the high impedance in the serial inter face mode (P/S="0"), they must be fixed to "1" or "0". The RDb and WRb terminals also must be "1" or "0".</p> | P/S        | Chip Select  | Data/Instruction | Data   | Read/Write | Serial clock | H | CSb | RS | D0 to D7 | RDb, WRb | - | L | CSb | RS | SDA (D1) | Write only | SCL (D0) |
| P/S    | Chip Select       | Data/Instruction | Data                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         | Read/Write | Serial clock |                  |        |            |              |   |     |    |          |          |   |   |     |    |          |            |          |
| H      | CSb               | RS               | D0 to D7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     | RDb, WRb   | -            |                  |        |            |              |   |     |    |          |          |   |   |     |    |          |            |          |
| L      | CSb               | RS               | SDA (D1)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     | Write only | SCL (D0)     |                  |        |            |              |   |     |    |          |          |   |   |     |    |          |            |          |
| 124    | CL                | I/O              | This terminal must be opened.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |            |              |                  |        |            |              |   |     |    |          |          |   |   |     |    |          |            |          |
| 127    | FLM               | I/O              | This terminal must be opened.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |            |              |                  |        |            |              |   |     |    |          |          |   |   |     |    |          |            |          |
| 130    | FR                | I/O              | This terminal must be opened.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |            |              |                  |        |            |              |   |     |    |          |          |   |   |     |    |          |            |          |
| 24     | TEST <sub>1</sub> | I                | Maker test terminal<br>This terminal should be fixed to "0".                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |            |              |                  |        |            |              |   |     |    |          |          |   |   |     |    |          |            |          |
| 55     | TEST <sub>2</sub> | I                | Maker test terminal<br>This terminal must be fixed to "1".                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |            |              |                  |        |            |              |   |     |    |          |          |   |   |     |    |          |            |          |

## ■ TERMINAL DESCRIPTION 4

| No.                                                              | Symbol                                                                                                                               | I/O              | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |          |          |              |        |   |                 |         |   |                |   |   |                  |   |   |                |
|------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------|------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------|----------|--------------|--------|---|-----------------|---------|---|----------------|---|---|------------------|---|---|----------------|
| 331-714                                                          | SEGA <sub>0</sub> to SEGA <sub>127</sub> ,<br>SEGB <sub>0</sub> to SEGB <sub>127</sub> ,<br>SEGC <sub>0</sub> to SEGC <sub>127</sub> | O                | <p>Segment output</p> <table><tr><th>REV Mode</th><th>Turn-off</th><th>Turn-on</th></tr><tr><td>Normal</td><td>0</td><td>1</td></tr><tr><td>Reverse</td><td>1</td><td>0</td></tr></table> <p>•These terminals output LCD driving waveforms in accordance with the combination of the FR signal and display data.</p> <p><u>In the B/W mode</u></p> <p>FR signal</p> <p>Display data</p> <p>Normal display mode</p> <p>Reverse display mode</p>  | REV Mode | Turn-off | Turn-on      | Normal | 0 | 1               | Reverse | 1 | 0              |   |   |                  |   |   |                |
| REV Mode                                                         | Turn-off                                                                                                                             | Turn-on          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |          |          |              |        |   |                 |         |   |                |   |   |                  |   |   |                |
| Normal                                                           | 0                                                                                                                                    | 1                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |          |          |              |        |   |                 |         |   |                |   |   |                  |   |   |                |
| Reverse                                                          | 1                                                                                                                                    | 0                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |          |          |              |        |   |                 |         |   |                |   |   |                  |   |   |                |
| 311-330,<br>260-308,<br>246-257,<br>715-734,<br>737-785,<br>2-13 | COM <sub>0</sub> to COM <sub>161</sub>                                                                                               | O                | <p>Common output</p> <p>•These terminals output LCD driving waveforms in accordance with the combination of the FR signal and scanning data.</p> <table><tr><th>Data</th><th>FR</th><th>Output level</th></tr><tr><td>H</td><td>H</td><td>V<sub>SS</sub></td></tr><tr><td>L</td><td>H</td><td>V<sub>1</sub></td></tr><tr><td>H</td><td>L</td><td>V<sub>LCD</sub></td></tr><tr><td>L</td><td>L</td><td>V<sub>4</sub></td></tr></table>                                                                                             | Data     | FR       | Output level | H      | H | V <sub>SS</sub> | L       | H | V <sub>1</sub> | H | L | V <sub>LCD</sub> | L | L | V <sub>4</sub> |
| Data                                                             | FR                                                                                                                                   | Output level     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |          |          |              |        |   |                 |         |   |                |   |   |                  |   |   |                |
| H                                                                | H                                                                                                                                    | V <sub>SS</sub>  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |          |          |              |        |   |                 |         |   |                |   |   |                  |   |   |                |
| L                                                                | H                                                                                                                                    | V <sub>1</sub>   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |          |          |              |        |   |                 |         |   |                |   |   |                  |   |   |                |
| H                                                                | L                                                                                                                                    | V <sub>LCD</sub> |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |          |          |              |        |   |                 |         |   |                |   |   |                  |   |   |                |
| L                                                                | L                                                                                                                                    | V <sub>4</sub>   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |          |          |              |        |   |                 |         |   |                |   |   |                  |   |   |                |
| 137,<br>140                                                      | OSC <sub>1</sub><br>OSC <sub>2</sub>                                                                                                 | I<br>O           | <p>OSC</p> <p>•When the internal oscillator clock is used, OSC<sub>1</sub> terminal must be fixed to “1” or “0”, and the OSC<sub>2</sub> terminal must be opened. When the oscillation frequency from the internal oscillator is adjusted by an external resistor between OSC<sub>1</sub> terminal and OSC<sub>2</sub></p> <p>•When an external oscillator is used, external clock is input to the OSC<sub>1</sub> terminal or an external resistor is connected between the OSC<sub>1</sub> and OSC<sub>2</sub> terminals.</p>   |          |          |              |        |   |                 |         |   |                |   |   |                  |   |   |                |
| 133                                                              | CLK                                                                                                                                  | I/O              | This terminal must be opened.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |          |          |              |        |   |                 |         |   |                |   |   |                  |   |   |                |

(Terminal No.14,15,20-23,25-29,33-38,40-42,44-46,48,49,53,54,56,57,61,62,64-66,68,69,73,74,76-78,80-82, 86,87,89,91,93,95,97,99,101,103,105,107,109,111,113,115,117,119,123,125,126,128,129,131,132,134-136, 138,139,141,142,146,147,154,161,168,169,173,177-179,183,184,188,189,193,197,201,205,209,213,217,221, 225,229,233,237-241,245,258,259,309,310,735,736, and 786 are dummy.)



## ■ Functional Description

### (1) MPU Interface

#### (1-1) Selection of parallel / serial interface mode

The P/S terminal is used to select parallel or serial interface mode as shown in the following table. In the serial interface mode, it is not possible to read out display data from the DDRAM and status from the internal registers.

**Table1**

| P/S | P/S mode     | CSb | RS | RDb | WRb | SEL68 | SDA | SCL | Data                                                              |
|-----|--------------|-----|----|-----|-----|-------|-----|-----|-------------------------------------------------------------------|
| H   | Parallel I/F | CSb | RS | RDb | WRb | SEL68 |     |     | D <sub>7</sub> -D <sub>0</sub> (D <sub>15</sub> -D <sub>0</sub> ) |
| L   | Serial I/F   | CSb | RS | -   | -   | -     | SDA | SCL | -                                                                 |

Note 1) “-” mark: Fix to “1” or “0”.

#### (1-2) Selection of MPU interface type

In the parallel interface mode, the SEL68 terminal is used to select 68- or 80-series MPU interface type as shown in the following table.

**Table2**

| SEL68 | MPU type      | CSb | RS | RDb | WRb | Data                                                              |
|-------|---------------|-----|----|-----|-----|-------------------------------------------------------------------|
| H     | 68 series MPU | CSb | RS | E   | R/W | D <sub>7</sub> -D <sub>0</sub> (D <sub>15</sub> -D <sub>0</sub> ) |
| L     | 80 series MPU | CSb | RS | RDb | WRb | D <sub>7</sub> -D <sub>0</sub> (D <sub>15</sub> -D <sub>0</sub> ) |

#### (1-3) Data distinction

In the parallel interface mode, the combination of RS, RDb, and WRb (R/W) signals distinguishes transferred data between the LSI and MPU as instruction or display data, as shown in the following table.

**Table3**

| RS | 68 series | 80 series |     | Function                  |
|----|-----------|-----------|-----|---------------------------|
|    | R/W       | RDb       | WRb |                           |
| H  | H         | L         | H   | Read out instruction data |
| H  | L         | H         | L   | Write instruction data    |
| L  | H         | L         | H   | Read out display data     |
| L  | L         | H         | L   | Write display data        |

#### (1-4) Selection of serial interface mode

In the serial interface mode, the SMODE terminal is used to select the 3- or 4-line serial interface mode as shown in the following table.

**Table4**

| SMODE | Serial interface mode |
|-------|-----------------------|
| H     | 3-line                |
| L     | 4-line                |

## (1-5) 4-line serial interface mode


In the 4-line serial interface mode, when the chip select is active ( $CSb=“0”$ ), the SDA and the SCL are enabled. When the chip select is not active ( $CSb=“1”$ ), the SDA and the SCL are disabled and the internal shift register and the counter are being initialized. The 8-bit serial data on the SDA is fetched at the rising edge of the SCL signal (serial clock) in order of the  $D_7, D_6...D_0$ , and the fetched data is converted into the 8-bit parallel data at the rising edge of the 8th SCL signal.

In the 4-line serial interface mode, the transferred data on the SDA is distinguished as display data or instruction data in accordance with the condition of the RS signal.

**Table5**

| RS | Data distinction |
|----|------------------|
| H  | Instruction data |
| L  | Display data     |

Since the serial interface operation is sensitive to external noises, the SCL should be set to “0” after data transmissions or during non-access. To release a mal-function caused by the external noises, the chip-selected status should be released ( $CSb=“1”$ ) after each of the 8-bit data transmissions. The following figure illustrates the interface timing for the 4-line serial interface operation.



**Fig1 4-line serial interface timing**

## (1-6) 3-line serial interface mode


In the 3-line serial interface mode, when the chip select is active ( $CSb=“0”$ ), the SDA and SCL are enabled. When the chip select is not active ( $CSb=“1”$ ), the SDA and SCL are disabled and the internal shift register and counter are being initialized. 9-bit serial data on the SDA is fetched at the rising edge of the SCL signal in order of the RS,  $D_7, D_6...D_0$ , and the fetched data is converted into the 9-bit parallel data at the rising edge of the 9th SCL signal.

In the 3-line serial interface mode, data on the SDA is distinguished as display data or instruction data in accordance with the condition of the RS bit of SDA data and the status of the SPOL, as follows.

**Table6**

| SPOL=L |                  | SPOL=H |                  |
|--------|------------------|--------|------------------|
| RS     | Data distinction | RS     | Data distinction |
| L      | Display data     | L      | Instruction data |
| H      | Instruction data | H      | Display data     |

Since the serial interface operation is sensitive to external noises, the SCL must be set to "0" after data transmissions or during non-access. To release a mal-function caused by the external noises, the chip-selected status should be released (CSb="1") after each of 9-bit data transmissions. The following figure illustrates the interface timing of the 3-line serial interface operation.



**Fig2 3-line serial interface timing**

## (2) Access to the DDRAM


When the CSb signal is "0", the transferred data from MPU is written into the DDRAM or instruction register in accordance with the condition of the RS signal.

When the RS signal is "1", the transferred data is distinguished as display data. After the "column address" and "row address" instructions are executed, the display data can be written into the DDRAM by the "display data write" instruction. The display data is written at the rising edge of the WRb signal in the 80 series MPU mode, or at the falling edge of the E signal in the 68 series MPU mode.

**Table6**

| RS | Data                      |
|----|---------------------------|
| L  | Display RAM Data          |
| H  | Internal Command Register |

In the sequence of the "display data read" operation, the transferred data from MPU is temporarily held in the internal bus-holder, and then transferred to the internal data-bus. When the "display data read" operation is executed just after the "column address" and "row address" instructions or "display data write" instruction, unexpected data on the bus-holder is read out at the 1st execution, then the data of designated DDRAM address is read out from the 2nd execution. For this reason, a dummy read cycle must be executed to avoid the unexpected 1st data read.



**Fig3**

Note) In the 16-bit data bus mode, instruction data must be 16-bit as well as the display data.

(3) Access to the instruction register

Each instruction registers is assigned to each address between  $0_H$  and  $F_H$ , and the content of the instruction register can be read out by the combination of the "Instruction register address" and "Instruction register read".




Fig4

(4) 8-/16-bit data bus length for display data (in the parallel interface mode)

The 8- or 16-bit data bus length for display data is determined by the "WLS" of the "Data bus length" instruction.

In the 16-bit data bus mode, instruction data must be 16-bit data ( $D_{15}$  to  $D_0$ ) as well as display data. However, for the access to the instruction register, the only lower 8-bit data ( $D_7$  to  $D_0$ ) of the 16-bit data is valid. For the access to the DDRAM, all of the 16-bit data ( $D_{15}$  to  $D_0$ ) is valid.

Table8

| WLS | Data bus length mode |
|-----|----------------------|
| L   | 8-bit                |
| H   | 16-bit               |

(5) Initial display line register

The initial display line register specifies the line address, corresponding to the initial COM line, by the "Initial display line" instruction. The initial COM line signifies the common driver, starting scanning the display data in the DDRAM, and specified by the "Initial COM line" instruction.

The line address, established in the initial display line register, is preset into the line counter whenever the FLM signal becomes "1". At the rising edge of the CL signal, the line counter is counted-up and addressed 384-bit display data corresponding to the counted-up line address, is latched into the data latch circuit. At the falling edge of the CL signal, the latched data outputs to the segment drivers.

(6) DDRAM mapping  
The DDRAM is capable of 1,536-bit (12-bit x 128-segment) for the column address and 162-bit for the row address.

In the gradation mode, each pixel for RGB corresponds to successive 3-segment drivers, and each segment driver has 16-gradation. Therefore, the LSI can drive up to 128x162 pixels in 4096-color display (16-gradation x 16-gradation x 16-gradation).

- In the 8-bit data bus length mode




Fig5

- In the 16-bit data bus length mode




Fig6

In the B&W mode, only MSB data from each 4-bit display data group in the DDRAM is used. Therefore, 384 x 162 pixels in the B&W and 128 x 162 pixels in the 8-gradation are available.

The range of the column address varies depending on data bus length. The range between 00<sub>H</sub> and FF<sub>H</sub> is used in the 8-bit data bus length and the range between 00<sub>H</sub> and 7F<sub>H</sub> is in the 16-bit data bus length.

The increments for the column address and row address are set to the auto-increment mode by programming the "AXI" and "AYI" registers of the "Increment control" instruction. In this mode, the contents of the column address and row address counters automatically increment whenever the DDRAM is accessed.

The column address and row address counters, independent of the line counter. They are used to designate the column and row addresses for the display data transferred from MPU. On the other hand, the line counter is used to generate the line address, and output display data to the segment drivers, being synchronized with the display control timing of the FLM and CL signals.

RAM Map 1

| Mode  | WLS | ABS | HSW | REF | 256 | SEG0      |    |    |           |    |    |           |    |    | SEG1      |    |    |           |    |    |           |    |    | SEG126    |    |    |           |    |    |           |    |    | SEG127    |    |    |           |    |    |           |    |    |
|-------|-----|-----|-----|-----|-----|-----------|----|----|-----------|----|----|-----------|----|----|-----------|----|----|-----------|----|----|-----------|----|----|-----------|----|----|-----------|----|----|-----------|----|----|-----------|----|----|-----------|----|----|-----------|----|----|
| Mode  | WLS | ABS | HSW | REF | 256 | Palette A |    |    | Palette B |    |    | Palette C |    |    | Palette A |    |    | Palette B |    |    | Palette C |    |    | Palette A |    |    | Palette B |    |    | Palette C |    |    | Palette A |    |    | Palette B |    |    | Palette C |    |    |
|       |     |     |     |     |     | A3        | A2 | A1 | A0        | B3 | B2 | B1        | B0 | C3 | C2        | C1 | C0 | A3        | A2 | A1 | A0        | B3 | B2 | B1        | B0 | C3 | C2        | C1 | C0 | A3        | A2 | A1 | A0        | B3 | B2 | B1        | B0 | C3 | C2        | C1 | C0 |
| 16bit | 1   | 0   | X   | 0   | 0   | X=00H     |    |    |           |    |    |           |    |    | X=01H     |    |    |           |    |    |           |    |    | X=7EH     |    |    |           |    |    |           |    |    | X=7EH     |    |    |           |    |    |           |    |    |
|       | 1   | 0   | X   | 1   | 0   | X=7FH     |    |    |           |    |    |           |    |    | X=7EH     |    |    |           |    |    |           |    |    | X=01H     |    |    |           |    |    |           |    |    | X=00H     |    |    |           |    |    |           |    |    |
|       | 1   | 1   | X   | 0   | 0   | X=00H     |    |    |           |    |    |           |    |    | X=01H     |    |    |           |    |    |           |    |    | X=7EH     |    |    |           |    |    |           |    |    | X=7EH     |    |    |           |    |    |           |    |    |
|       | 1   | 1   | X   | 1   | 0   | X=7FH     |    |    |           |    |    |           |    |    | X=7EH     |    |    |           |    |    |           |    |    | X=01H     |    |    |           |    |    |           |    |    | X=00H     |    |    |           |    |    |           |    |    |
| 8bit  | 0   | 1   | 0   | 0   | 0   | X=FEH     |    |    |           |    |    |           |    |    | X=FEH     |    |    |           |    |    |           |    |    | X=FEH     |    |    |           |    |    |           |    |    | X=FEH     |    |    |           |    |    |           |    |    |
|       | 0   | 1   | 0   | 1   | 0   | X=FEH     |    |    |           |    |    |           |    |    | X=FEH     |    |    |           |    |    |           |    |    | X=FEH     |    |    |           |    |    |           |    |    | X=FEH     |    |    |           |    |    |           |    |    |
|       | 0   | X   | 1   | 0   | 0   | X=00H     |    |    |           |    |    |           |    |    | X=01H     |    |    |           |    |    |           |    |    | X=01H     |    |    |           |    |    |           |    |    | X=01H     |    |    |           |    |    |           |    |    |
|       | 0   | X   | 1   | 1   | 0   | X=BEH(L)  |    |    |           |    |    |           |    |    | X=BDH     |    |    |           |    |    |           |    |    | X=BEH(H)  |    |    |           |    |    |           |    |    | X=BDH     |    |    |           |    |    |           |    |    |

RAM Map 2 (256 Color Mode)

| Mode | WLS | ABS | HSW | REF | 256 | SEG0      |    |    |           |    |    |           |    |    | SEG1      |    |    |           |    |    |           |    |    | SEG126    |    |    |           |    |    |           |    |    | SEG127    |    |    |           |    |    |           |    |    |
|------|-----|-----|-----|-----|-----|-----------|----|----|-----------|----|----|-----------|----|----|-----------|----|----|-----------|----|----|-----------|----|----|-----------|----|----|-----------|----|----|-----------|----|----|-----------|----|----|-----------|----|----|-----------|----|----|
| Mode | WLS | ABS | HSW | REF | 256 | Palette A |    |    | Palette B |    |    | Palette C |    |    | Palette A |    |    | Palette B |    |    | Palette C |    |    | Palette A |    |    | Palette B |    |    | Palette C |    |    | Palette A |    |    | Palette B |    |    | Palette C |    |    |
|      |     |     |     |     |     | A3        | A2 | A1 | A0        | B3 | B2 | B1        | B0 | C3 | C2        | C1 | C0 | A3        | A2 | A1 | A0        | B3 | B2 | B1        | B0 | C3 | C2        | C1 | C0 | A3        | A2 | A1 | A0        | B3 | B2 | B1        | B0 | C3 | C2        | C1 | C0 |
| 8bit | 0   | X   | X   | 0   | 1   | X=00H     |    |    |           |    |    |           |    |    | X=01H     |    |    |           |    |    |           |    |    | X=7EH     |    |    |           |    |    |           |    |    | X=7EH     |    |    |           |    |    |           |    |    |
|      | 0   | X   | X   | 1   | 1   | X=7FH     |    |    |           |    |    |           |    |    | X=7EH     |    |    |           |    |    |           |    |    | X=01H     |    |    |           |    |    |           |    |    | X=00H     |    |    |           |    |    |           |    |    |
|      | 0   | X   | X   | 1   | 1   | X=7FH     |    |    |           |    |    |           |    |    | X=7EH     |    |    |           |    |    |           |    |    | X=01H     |    |    |           |    |    |           |    |    | X=00H     |    |    |           |    |    |           |    |    |
|      | 0   | X   | X   | 1   | 1   | X=7FH     |    |    |           |    |    |           |    |    | X=7EH     |    |    |           |    |    |           |    |    | X=01H     |    |    |           |    |    |           |    |    | X=00H     |    |    |           |    |    |           |    |    |

SWAP

| REF | SWAP | Palette A | Palette B | Palette C |
|-----|------|-----------|-----------|-----------|
| 0   | 0    | A3        | B3        | C3        |
| 1   | 1    | A2        | B2        | C2        |
| 0   | 1    | A1        | B1        | C1        |
| 1   | 0    | A0        | B0        | C0        |

Note 1) In the 256-color mode, the vacant LSB bit is filled with "1".  
 Note 2) The function of 256-color mode is different from that of fixed 8-gradation mode (fixed 256-color mode).  
 Note 3) The written data in the DD RAM in "C256"=0 is not compatible with the data in "C256"=1.  
 Note 4) In the 256-color mode, only 8-bit length mode is available, but 16-bit is not.



# (7) Window addressing mode

In addition to the above usual DDRAM addressing, it is possible to access some part of DDRAM in using the window addressing mode, in which the start and end points are designated. The start point is determined by the "column address" and "row address" instructions, and the end point is determined by the "Window end column address" and "Window end row address" instructions. The setting example of the window addressing is listed, as follows.

1. Set WIN=1, AXI=1 and AYI=1 by the "Increment control" instruction
2. Set the start point by the "column address" and "row address" instructions
3. Set the end point by the "Window end column address" and "Window end row address" instructions
4. Enable to access to the DDRAM in the window addressing mode

In the window addressing mode (WIN=1, AXI=1, AYI=1), the read-modify-write operation is available by setting "0" to the "AIM" register of the "Increment control" instruction.

And in the window addressing mode, the following start and end point must be maintained to abide a malfunction.

$$\begin{aligned} AX \text{ (column address of start point)} &\leq EX \text{ (column address of end point)} \leq \text{Maximum of column address} \\ AY \text{ (row address of start point)} &\leq EY \text{ (row address of end point)} \leq \text{Maximum of row address} \end{aligned}$$




Fig7

# (8) Reverse display ON/OFF

The "Reverse display ON/OFF" function is used to reverse the display data without changing the contents of the DDRAM.

Table9

| REV | Display | DDRAM data → Display data |   |
|-----|---------|---------------------------|---|
| 0   | Normal  | 0                         | 0 |
|     |         | 1                         | 1 |
| 1   | Reverse | 0                         | 1 |
|     |         | 1                         | 0 |

# (9) Segment direction

The "Segment direction" function is used to reverse the assignment for the segment drivers and column address, and it is possible to reduce the restrictions for the placement of the LSI on the LCD modules.

(10) The relationship among the DDRAM column address, display data and segment drivers

## In the Color mode, and 16-bit data bus mode

| HSW | ABS | REF | SWAP | Column address / bit / segment assign |                 |                 |                 |                   |                |                |                |                   |                |                |                |   |                     |                 |                 |                 |                     |                |                |                |                     |                |                |                |  |  |  |
|-----|-----|-----|------|---------------------------------------|-----------------|-----------------|-----------------|-------------------|----------------|----------------|----------------|-------------------|----------------|----------------|----------------|---|---------------------|-----------------|-----------------|-----------------|---------------------|----------------|----------------|----------------|---------------------|----------------|----------------|----------------|--|--|--|
| *   | 0   | 0   | 0    | X=00 <sub>H</sub>                     |                 |                 |                 |                   |                |                |                |                   |                |                |                | ↔ | X=7F <sub>H</sub>   |                 |                 |                 |                     |                |                |                |                     |                |                |                |  |  |  |
| *   | 0   | 1   | 1    | X=7F <sub>H</sub>                     |                 |                 |                 |                   |                |                |                |                   |                |                |                | ↔ | X=00 <sub>H</sub>   |                 |                 |                 |                     |                |                |                |                     |                |                |                |  |  |  |
|     |     |     |      | D <sub>15</sub>                       | D <sub>14</sub> | D <sub>13</sub> | D <sub>12</sub> | D <sub>10</sub>   | D <sub>9</sub> | D <sub>8</sub> | D <sub>7</sub> | D <sub>4</sub>    | D <sub>3</sub> | D <sub>2</sub> | D <sub>1</sub> | ↕ | D <sub>15</sub>     | D <sub>14</sub> | D <sub>13</sub> | D <sub>12</sub> | D <sub>10</sub>     | D <sub>9</sub> | D <sub>8</sub> | D <sub>7</sub> | D <sub>4</sub>      | D <sub>3</sub> | D <sub>2</sub> | D <sub>1</sub> |  |  |  |
|     |     |     |      | palette<br>A                          |                 |                 |                 | palette<br>B      |                |                |                | palette<br>C      |                |                |                | ↕ | palette<br>A        |                 |                 |                 | palette<br>B        |                |                |                | palette<br>C        |                |                |                |  |  |  |
|     |     |     |      | SEGA <sub>0</sub>                     |                 |                 |                 | SEGB <sub>0</sub> |                |                |                | SEGC <sub>0</sub> |                |                |                | ↕ | SEGA <sub>127</sub> |                 |                 |                 | SEGB <sub>127</sub> |                |                |                | SEGC <sub>127</sub> |                |                |                |  |  |  |

| HSW | ABS | REF | SWAP | Column address / bit / segment assign |                 |                 |                 |                   |                |                |                |                   |                |                |                |   |  |                     |                 |                 |                 |                     |                |                |                |                     |                |                |                |
|-----|-----|-----|------|---------------------------------------|-----------------|-----------------|-----------------|-------------------|----------------|----------------|----------------|-------------------|----------------|----------------|----------------|---|--|---------------------|-----------------|-----------------|-----------------|---------------------|----------------|----------------|----------------|---------------------|----------------|----------------|----------------|
| *   | 0   | 0   | 1    | X=00 <sub>H</sub>                     |                 |                 |                 |                   |                |                |                |                   |                |                |                | ↔ |  | X=7F <sub>H</sub>   |                 |                 |                 |                     |                |                |                |                     |                |                |                |
| *   | 0   | 1   | 0    | X=7F <sub>H</sub>                     |                 |                 |                 |                   |                |                |                |                   |                |                |                | ↔ |  | X=00 <sub>H</sub>   |                 |                 |                 |                     |                |                |                |                     |                |                |                |
|     |     |     |      | D <sub>15</sub>                       | D <sub>14</sub> | D <sub>13</sub> | D <sub>12</sub> | D <sub>10</sub>   | D <sub>9</sub> | D <sub>8</sub> | D <sub>7</sub> | D <sub>4</sub>    | D <sub>3</sub> | D <sub>2</sub> | D <sub>1</sub> | ↕ |  | D <sub>15</sub>     | D <sub>14</sub> | D <sub>13</sub> | D <sub>12</sub> | D <sub>10</sub>     | D <sub>9</sub> | D <sub>8</sub> | D <sub>7</sub> | D <sub>4</sub>      | D <sub>3</sub> | D <sub>2</sub> | D <sub>1</sub> |
|     |     |     |      | palette<br>A                          |                 |                 |                 | palette<br>B      |                |                |                | palette<br>C      |                |                |                | ↕ |  | palette<br>A        |                 |                 |                 | palette<br>B        |                |                |                | palette<br>C        |                |                |                |
|     |     |     |      | SEGC <sub>0</sub>                     |                 |                 |                 | SEGB <sub>0</sub> |                |                |                | SEGA <sub>0</sub> |                |                |                | ↕ |  | SEGC <sub>127</sub> |                 |                 |                 | SEGB <sub>127</sub> |                |                |                | SEGA <sub>127</sub> |                |                |                |
|     |     |     |      |                                       |                 |                 |                 |                   |                |                |                |                   |                |                |                |   |  |                     |                 |                 |                 |                     |                |                |                |                     |                |                |                |

| HSW | ABS | REF | SWAP | Column address / bit / segment assign |                 |                |                |                   |                |                |                |                   |                |                |                |   |  |                     |                 |                |                |                     |                |                |                |                     |                |                |                |  |  |
|-----|-----|-----|------|---------------------------------------|-----------------|----------------|----------------|-------------------|----------------|----------------|----------------|-------------------|----------------|----------------|----------------|---|--|---------------------|-----------------|----------------|----------------|---------------------|----------------|----------------|----------------|---------------------|----------------|----------------|----------------|--|--|
| *   | 1   | 0   | 0    | X=00 <sub>H</sub>                     |                 |                |                |                   |                |                |                |                   |                |                |                | ↔ |  | X=7F <sub>H</sub>   |                 |                |                |                     |                |                |                |                     |                |                |                |  |  |
| *   | 1   | 1   | 1    | X=7F <sub>H</sub>                     |                 |                |                |                   |                |                |                |                   |                |                |                | ↔ |  | X=00 <sub>H</sub>   |                 |                |                |                     |                |                |                |                     |                |                |                |  |  |
|     |     |     |      | D <sub>11</sub>                       | D <sub>10</sub> | D <sub>9</sub> | D <sub>8</sub> | D <sub>7</sub>    | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub>    | D <sub>2</sub> | D <sub>1</sub> | D <sub>0</sub> | ↕ |  | D <sub>11</sub>     | D <sub>10</sub> | D <sub>9</sub> | D <sub>8</sub> | D <sub>7</sub>      | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub>      | D <sub>2</sub> | D <sub>1</sub> | D <sub>0</sub> |  |  |
|     |     |     |      | palette<br>A                          |                 |                |                | palette<br>B      |                |                |                | palette<br>C      |                |                |                | ↕ |  | palette<br>A        |                 |                |                | palette<br>B        |                |                |                | palette<br>C        |                |                |                |  |  |
|     |     |     |      | SEGA <sub>0</sub>                     |                 |                |                | SEGB <sub>0</sub> |                |                |                | SEGC <sub>0</sub> |                |                |                | ↕ |  | SEGA <sub>127</sub> |                 |                |                | SEGB <sub>127</sub> |                |                |                | SEGC <sub>127</sub> |                |                |                |  |  |

| HSW | ABS | REF | SWAP | Column address / bit / segment assign |                 |                |                |                   |                |                |                |                   |                |                |                |   |                     |                 |                |                |                     |                |                |                |                     |                |                |                |
|-----|-----|-----|------|---------------------------------------|-----------------|----------------|----------------|-------------------|----------------|----------------|----------------|-------------------|----------------|----------------|----------------|---|---------------------|-----------------|----------------|----------------|---------------------|----------------|----------------|----------------|---------------------|----------------|----------------|----------------|
| *   | 1   | 0   | 1    | X=00 <sub>H</sub>                     |                 |                |                |                   |                |                |                |                   |                |                |                | ↔ | X=7F <sub>H</sub>   |                 |                |                |                     |                |                |                |                     |                |                |                |
| *   | 1   | 1   | 0    | X=7F <sub>H</sub>                     |                 |                |                |                   |                |                |                |                   |                |                |                | ↔ | X=00 <sub>H</sub>   |                 |                |                |                     |                |                |                |                     |                |                |                |
|     |     |     |      | D <sub>11</sub>                       | D <sub>10</sub> | D <sub>9</sub> | D <sub>8</sub> | D <sub>7</sub>    | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub>    | D <sub>2</sub> | D <sub>1</sub> | D <sub>0</sub> | ↕ | D <sub>11</sub>     | D <sub>10</sub> | D <sub>9</sub> | D <sub>8</sub> | D <sub>7</sub>      | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub>      | D <sub>2</sub> | D <sub>1</sub> | D <sub>0</sub> |
|     |     |     |      | palette<br>A                          |                 |                |                | palette<br>B      |                |                |                | palette<br>C      |                |                |                | ↕ | palette<br>A        |                 |                |                | palette<br>B        |                |                |                | palette<br>C        |                |                |                |
|     |     |     |      | SEGC <sub>0</sub>                     |                 |                |                | SEGB <sub>0</sub> |                |                |                | SEGA <sub>0</sub> |                |                |                | ↕ | SEGC <sub>127</sub> |                 |                |                | SEGB <sub>127</sub> |                |                |                | SEGA <sub>127</sub> |                |                |                |

In the Color mode, and 8-bit data bus mode

| HSW | ABS | REF | SWAP | Column address / bit / segment assign |                |                |                |                   |                |                |                |                   |                |                |                |   |  |                     |                |                |                |                     |                |                |                |                     |                |                |                |
|-----|-----|-----|------|---------------------------------------|----------------|----------------|----------------|-------------------|----------------|----------------|----------------|-------------------|----------------|----------------|----------------|---|--|---------------------|----------------|----------------|----------------|---------------------|----------------|----------------|----------------|---------------------|----------------|----------------|----------------|
| 0   | 0   | 0   | 0    | X=00 <sub>H</sub>                     |                |                |                |                   |                |                |                | X=01 <sub>H</sub> |                |                |                | ↔ |  | X=FE <sub>H</sub>   |                |                |                |                     |                |                |                | X=FF <sub>H</sub>   |                |                |                |
| 0   | 0   | 1   | 1    | X=FE <sub>H</sub>                     |                |                |                |                   |                |                |                | X=FF <sub>H</sub> |                |                |                | ↔ |  | X=00 <sub>H</sub>   |                |                |                |                     |                |                |                | X=01 <sub>H</sub>   |                |                |                |
|     |     |     |      | D <sub>7</sub>                        | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>2</sub>    | D <sub>1</sub> | D <sub>0</sub> | D <sub>7</sub> | D <sub>4</sub>    | D <sub>3</sub> | D <sub>2</sub> | D <sub>1</sub> | ↔ |  | D <sub>7</sub>      | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>2</sub>      | D <sub>1</sub> | D <sub>0</sub> | D <sub>7</sub> | D <sub>4</sub>      | D <sub>3</sub> | D <sub>2</sub> | D <sub>1</sub> |
|     |     |     |      | palette<br>A                          |                |                |                | palette<br>B      |                |                |                | palette<br>C      |                |                |                | ↔ |  | palette<br>A        |                |                |                | palette<br>B        |                |                |                | palette<br>C        |                |                |                |
|     |     |     |      | SEGA <sub>0</sub>                     |                |                |                | SEGB <sub>0</sub> |                |                |                | SEGC <sub>0</sub> |                |                |                | ↕ |  | SEGA <sub>127</sub> |                |                |                | SEGB <sub>127</sub> |                |                |                | SEGC <sub>127</sub> |                |                |                |

| HSW | ABS | REF | SWAP | Column address / bit / segment assign |                |                |                |                   |                |                |                |                   |                |                |                |   |                     |                |                |                |                     |                |                |                |                     |                |                |                |
|-----|-----|-----|------|---------------------------------------|----------------|----------------|----------------|-------------------|----------------|----------------|----------------|-------------------|----------------|----------------|----------------|---|---------------------|----------------|----------------|----------------|---------------------|----------------|----------------|----------------|---------------------|----------------|----------------|----------------|
| 0   | 0   | 0   | 1    | X=00 <sub>H</sub>                     |                |                |                |                   |                |                |                | X=01 <sub>H</sub> |                |                |                | ↔ | X=FE <sub>H</sub>   |                |                |                |                     |                |                |                | X=FF <sub>H</sub>   |                |                |                |
| 0   | 0   | 1   | 0    | X=FE <sub>H</sub>                     |                |                |                |                   |                |                |                | X=FF <sub>H</sub> |                |                |                | ↔ | X=00 <sub>H</sub>   |                |                |                |                     |                |                |                | X=01 <sub>H</sub>   |                |                |                |
|     |     |     |      | D <sub>7</sub>                        | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>2</sub>    | D <sub>1</sub> | D <sub>0</sub> | D <sub>7</sub> | D <sub>4</sub>    | D <sub>3</sub> | D <sub>2</sub> | D <sub>1</sub> | ↔ | D <sub>7</sub>      | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>2</sub>      | D <sub>1</sub> | D <sub>0</sub> | D <sub>7</sub> | D <sub>4</sub>      | D <sub>3</sub> | D <sub>2</sub> | D <sub>1</sub> |
|     |     |     |      | palette<br>A                          |                |                |                | palette<br>B      |                |                |                | palette<br>C      |                |                |                | ↔ | palette<br>A        |                |                |                | palette<br>B        |                |                |                | palette<br>C        |                |                |                |
|     |     |     |      | SEGC <sub>0</sub>                     |                |                |                | SEGB <sub>0</sub> |                |                |                | SEGA <sub>0</sub> |                |                |                | ↔ | SEGC <sub>127</sub> |                |                |                | SEGB <sub>127</sub> |                |                |                | SEGA <sub>127</sub> |                |                |                |

| HSW | ABS | REF | SWAP | Column address / bit / segment assign |                |                |                |                   |                |                |                |                   |                |                |                |   |  |                     |                |                |                |                     |                |                |                |                     |                |                |                |
|-----|-----|-----|------|---------------------------------------|----------------|----------------|----------------|-------------------|----------------|----------------|----------------|-------------------|----------------|----------------|----------------|---|--|---------------------|----------------|----------------|----------------|---------------------|----------------|----------------|----------------|---------------------|----------------|----------------|----------------|
| 0   | 1   | 0   | 0    | X=00 <sub>H</sub>                     |                |                |                | X=01 <sub>H</sub> |                |                |                |                   |                |                |                | ↔ |  | X=FE <sub>H</sub>   |                |                |                | X=FF <sub>H</sub>   |                |                |                |                     |                |                |                |
| 0   | 1   | 1   | 1    | X=FE <sub>H</sub>                     |                |                |                | X=FF <sub>H</sub> |                |                |                |                   |                |                |                | ↔ |  | X=00 <sub>H</sub>   |                |                |                | X=01 <sub>H</sub>   |                |                |                |                     |                |                |                |
|     |     |     |      | D <sub>3</sub>                        | D <sub>2</sub> | D <sub>1</sub> | D <sub>0</sub> | D <sub>7</sub>    | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub>    | D <sub>2</sub> | D <sub>1</sub> | D <sub>0</sub> | ↔ |  | D <sub>3</sub>      | D <sub>2</sub> | D <sub>1</sub> | D <sub>0</sub> | D <sub>7</sub>      | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub>      | D <sub>2</sub> | D <sub>1</sub> | D <sub>0</sub> |
|     |     |     |      | palette<br>A                          |                |                |                | palette<br>B      |                |                |                | palette<br>C      |                |                |                | ↔ |  | palette<br>A        |                |                |                | palette<br>B        |                |                |                | palette<br>C        |                |                |                |
|     |     |     |      | SEGA <sub>0</sub>                     |                |                |                | SEGB <sub>0</sub> |                |                |                | SEGC <sub>0</sub> |                |                |                | ↕ |  | SEGA <sub>127</sub> |                |                |                | SEGB <sub>127</sub> |                |                |                | SEGC <sub>127</sub> |                |                |                |

| HSW | ABS | REF | SWAP | Column address / bit / segment assign |                |                |                |                   |                |                |                |                   |                |                |                |   |  |                     |                |                |                |                     |                |                |                |                     |                |                |                |
|-----|-----|-----|------|---------------------------------------|----------------|----------------|----------------|-------------------|----------------|----------------|----------------|-------------------|----------------|----------------|----------------|---|--|---------------------|----------------|----------------|----------------|---------------------|----------------|----------------|----------------|---------------------|----------------|----------------|----------------|
| 0   | 1   | 0   | 1    | X=00 <sub>H</sub>                     |                |                |                | X=01 <sub>H</sub> |                |                |                |                   |                |                |                | ↔ |  | X=FE <sub>H</sub>   |                |                |                | X=FF <sub>H</sub>   |                |                |                |                     |                |                |                |
| 0   | 1   | 1   | 0    | X=FE <sub>H</sub>                     |                |                |                | X=FF <sub>H</sub> |                |                |                |                   |                |                |                | ↔ |  | X=00 <sub>H</sub>   |                |                |                | X=01 <sub>H</sub>   |                |                |                |                     |                |                |                |
|     |     |     |      | D <sub>3</sub>                        | D <sub>2</sub> | D <sub>1</sub> | D <sub>0</sub> | D <sub>7</sub>    | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub>    | D <sub>2</sub> | D <sub>1</sub> | D <sub>0</sub> | ↔ |  | D <sub>3</sub>      | D <sub>2</sub> | D <sub>1</sub> | D <sub>0</sub> | D <sub>7</sub>      | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub>      | D <sub>2</sub> | D <sub>1</sub> | D <sub>0</sub> |
|     |     |     |      | palette<br>A                          |                |                |                | palette<br>B      |                |                |                | palette<br>C      |                |                |                | ↔ |  | palette<br>A        |                |                |                | palette<br>B        |                |                |                | palette<br>C        |                |                |                |
|     |     |     |      | SEGC <sub>0</sub>                     |                |                |                | SEGB <sub>0</sub> |                |                |                | SEGA <sub>0</sub> |                |                |                | ↔ |  | SEGC <sub>127</sub> |                |                |                | SEGB <sub>127</sub> |                |                |                | SEGA <sub>127</sub> |                |                |                |

New Japan Radio Co., Ltd.

- 28 -

Ver.2003-04-09

In the Color mode, 8-bit data bus mode, and C256 mode (C256=1)

| HSW | ABS | REF | SWAP | Column address / bit / segment assign |                |                |                   |                |                |                   |                |   |                     |                |                |                     |                |                |                     |                |
|-----|-----|-----|------|---------------------------------------|----------------|----------------|-------------------|----------------|----------------|-------------------|----------------|---|---------------------|----------------|----------------|---------------------|----------------|----------------|---------------------|----------------|
| *   | *   | 0   | 0    | X=00 <sub>H</sub>                     |                |                |                   |                |                |                   |                | ↔ | X=7F <sub>H</sub>   |                |                |                     |                |                |                     |                |
| *   | *   | 1   | 1    | X=7F <sub>H</sub>                     |                |                |                   |                |                |                   |                | ↔ | X=00 <sub>H</sub>   |                |                |                     |                |                |                     |                |
|     |     |     |      | D <sub>7</sub>                        | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub>    | D <sub>3</sub> | D <sub>2</sub> | D <sub>1</sub>    | D <sub>0</sub> | ↕ | D <sub>7</sub>      | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub>      | D <sub>3</sub> | D <sub>2</sub> | D <sub>1</sub>      | D <sub>0</sub> |
|     |     |     |      | palette<br>A                          |                |                | palette<br>B      |                |                | palette<br>C      |                | ↕ | palette<br>A        |                |                | palette<br>B        |                |                | palette<br>C        |                |
|     |     |     |      | SEGA <sub>0</sub>                     |                |                | SEGB <sub>0</sub> |                |                | SEGC <sub>0</sub> |                | ↕ | SEGA <sub>127</sub> |                |                | SEGB <sub>127</sub> |                |                | SEGC <sub>127</sub> |                |

| HSW | ABS | REF | SWAP | Column address / bit / segment assign |                |                |                   |                |                |                   |                |   |                     |                |                |                     |                |                |                     |                |
|-----|-----|-----|------|---------------------------------------|----------------|----------------|-------------------|----------------|----------------|-------------------|----------------|---|---------------------|----------------|----------------|---------------------|----------------|----------------|---------------------|----------------|
| *   | *   | 0   | 1    | X=00 <sub>H</sub>                     |                |                |                   |                |                |                   |                | ↔ | X=7F <sub>H</sub>   |                |                |                     |                |                |                     |                |
| *   | *   | 1   | 0    | X=7F <sub>H</sub>                     |                |                |                   |                |                |                   |                | ↔ | X=00 <sub>H</sub>   |                |                |                     |                |                |                     |                |
|     |     |     |      | D <sub>7</sub>                        | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub>    | D <sub>3</sub> | D <sub>2</sub> | D <sub>1</sub>    | D <sub>0</sub> | ↔ | D <sub>7</sub>      | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub>      | D <sub>3</sub> | D <sub>2</sub> | D <sub>1</sub>      | D <sub>0</sub> |
|     |     |     |      | palette<br>A                          |                |                | palette<br>B      |                |                | palette<br>C      |                | ↕ | palette<br>A        |                |                | palette<br>B        |                |                | palette<br>C        |                |
|     |     |     |      | SEGC <sub>0</sub>                     |                |                | SEGB <sub>0</sub> |                |                | SEGA <sub>0</sub> |                | ↕ | SEGC <sub>127</sub> |                |                | SEGB <sub>127</sub> |                |                | SEGA <sub>127</sub> |                |

In the B&W mode, and 16-bit data bus mode

| HSW | ABS | REF | SWAP | Column address / bit / segment assign |                 |                 |                 |                 |                   |                |                |                |                |                |                   |                |                |                |                |     |                   |                     |                 |                 |                 |                 |                     |                |                |                |                |                     |                |                |                |                |
|-----|-----|-----|------|---------------------------------------|-----------------|-----------------|-----------------|-----------------|-------------------|----------------|----------------|----------------|----------------|----------------|-------------------|----------------|----------------|----------------|----------------|-----|-------------------|---------------------|-----------------|-----------------|-----------------|-----------------|---------------------|----------------|----------------|----------------|----------------|---------------------|----------------|----------------|----------------|----------------|
| *   | 0   | 0   | 0    | X=00 <sub>H</sub>                     |                 |                 |                 |                 |                   |                |                |                |                |                |                   |                |                |                |                | ↔   | X=7F <sub>H</sub> |                     |                 |                 |                 |                 |                     |                |                |                |                |                     |                |                |                |                |
| *   | 0   | 1   | 1    | X=7F <sub>H</sub>                     |                 |                 |                 |                 |                   |                |                |                |                |                |                   |                |                |                |                | ↔   | X=00 <sub>H</sub> |                     |                 |                 |                 |                 |                     |                |                |                |                |                     |                |                |                |                |
|     |     |     |      | D <sub>15</sub>                       | D <sub>14</sub> | D <sub>13</sub> | D <sub>12</sub> | D <sub>11</sub> | D <sub>10</sub>   | D <sub>9</sub> | D <sub>8</sub> | D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub>    | D <sub>3</sub> | D <sub>2</sub> | D <sub>1</sub> | D <sub>0</sub> | ↑ ↓ | D <sub>15</sub>   | D <sub>14</sub>     | D <sub>13</sub> | D <sub>12</sub> | D <sub>11</sub> | D <sub>10</sub> | D <sub>9</sub>      | D <sub>8</sub> | D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub>      | D <sub>3</sub> | D <sub>2</sub> | D <sub>1</sub> | D <sub>0</sub> |
|     |     |     |      | SEGA <sub>0</sub>                     |                 |                 |                 |                 | SEGB <sub>0</sub> |                |                |                |                |                | SEGC <sub>0</sub> |                |                |                |                |     | ↑ ↓               | SEGA <sub>127</sub> |                 |                 |                 |                 | SEGB <sub>127</sub> |                |                |                |                | SEGC <sub>127</sub> |                |                |                |                |

| HSW | ABS | REF | SWAP | Column address / bit / segment assign |                 |                 |                 |                 |                   |                |                |                |                |                |                |                |                |                |                |     |                     |                 |                 |                 |                 |                 |                |                |                |                |                |                |                |                |                |                |
|-----|-----|-----|------|---------------------------------------|-----------------|-----------------|-----------------|-----------------|-------------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|-----|---------------------|-----------------|-----------------|-----------------|-----------------|-----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|
| *   | 0   | 0   | 1    | X=00 <sub>H</sub>                     |                 |                 |                 |                 |                   |                |                |                |                |                |                |                |                |                |                | ↔   | X=7F <sub>H</sub>   |                 |                 |                 |                 |                 |                |                |                |                |                |                |                |                |                |                |
| *   | 0   | 1   | 0    | X=7F <sub>H</sub>                     |                 |                 |                 |                 |                   |                |                |                |                |                |                |                |                |                |                | ↔   | X=00 <sub>H</sub>   |                 |                 |                 |                 |                 |                |                |                |                |                |                |                |                |                |                |
|     |     |     |      | D <sub>15</sub>                       | D <sub>14</sub> | D <sub>13</sub> | D <sub>12</sub> | D <sub>11</sub> | D <sub>10</sub>   | D <sub>9</sub> | D <sub>8</sub> | D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub> | D <sub>2</sub> | D <sub>1</sub> | D <sub>0</sub> | ↑ ↓ | D <sub>15</sub>     | D <sub>14</sub> | D <sub>13</sub> | D <sub>12</sub> | D <sub>11</sub> | D <sub>10</sub> | D <sub>9</sub> | D <sub>8</sub> | D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub> | D <sub>2</sub> | D <sub>1</sub> | D <sub>0</sub> |
|     |     |     |      | SEGC <sub>0</sub>                     |                 |                 |                 |                 |                   |                |                |                |                |                |                |                |                |                |                | ↑ ↓ | SEGC <sub>127</sub> |                 |                 |                 |                 |                 |                |                |                |                |                |                |                |                |                |                |
|     |     |     |      |                                       |                 |                 |                 |                 | SEGB <sub>0</sub> |                |                |                |                |                |                |                |                |                |                |     |                     |                 |                 |                 |                 |                 |                |                |                |                |                |                |                |                |                |                |
|     |     |     |      |                                       |                 |                 |                 |                 |                   |                |                |                |                |                |                |                |                |                |                |     |                     |                 |                 |                 |                 |                 |                |                |                |                |                |                |                |                |                |                |
|     |     |     |      |                                       |                 |                 |                 |                 |                   |                |                |                |                |                |                |                |                |                |                |     |                     |                 |                 |                 |                 |                 |                |                |                |                |                |                |                |                |                |                |
|     |     |     |      |                                       |                 |                 |                 |                 |                   |                |                |                |                |                |                |                |                |                |                |     |                     |                 |                 |                 |                 |                 |                |                |                |                |                |                |                |                |                |                |
|     |     |     |      |                                       |                 |                 |                 |                 |                   |                |                |                |                |                |                |                |                |                |                |     |                     |                 |                 |                 |                 |                 |                |                |                |                |                |                |                |                |                |                |
|     |     |     |      |                                       |                 |                 |                 |                 |                   |                |                |                |                |                |                |                |                |                |                |     |                     |                 |                 |                 |                 |                 |                |                |                |                |                |                |                |                |                |                |
|     |     |     |      |                                       |                 |                 |                 |                 |                   |                |                |                |                |                |                |                |                |                |                |     |                     |                 |                 |                 |                 |                 |                |                |                |                |                |                |                |                |                |                |
|     |     |     |      |                                       |                 |                 |                 |                 |                   |                |                |                |                |                |                |                |                |                |                |     |                     |                 |                 |                 |                 |                 |                |                |                |                |                |                |                |                |                |                |
|     |     |     |      |                                       |                 |                 |                 |                 |                   |                |                |                |                |                |                |                |                |                |                |     |                     |                 |                 |                 |                 |                 |                |                |                |                |                |                |                |                |                |                |
|     |     |     |      |                                       |                 |                 |                 |                 |                   |                |                |                |                |                |                |                |                |                |                |     |                     |                 |                 |                 |                 |                 |                |                |                |                |                |                |                |                |                |                |
|     |     |     |      |                                       |                 |                 |                 |                 |                   |                |                |                |                |                |                |                |                |                |                |     |                     |                 |                 |                 |                 |                 |                |                |                |                |                |                |                |                |                |                |
|     |     |     |      |                                       |                 |                 |                 |                 |                   |                |                |                |                |                |                |                |                |                |                |     |                     |                 |                 |                 |                 |                 |                |                |                |                |                |                |                |                |                |                |
|     |     |     |      |                                       |                 |                 |                 |                 |                   |                |                |                |                |                |                |                |                |                |                |     |                     |                 |                 |                 |                 |                 |                |                |                |                |                |                |                |                |                |                |
|     |     |     |      |                                       |                 |                 |                 |                 |                   |                |                |                |                |                |                |                |                |                |                |     |                     |                 |                 |                 |                 |                 |                |                |                |                |                |                |                |                |                |                |
|     |     |     |      |                                       |                 |                 |                 |                 |                   |                |                |                |                |                |                |                |                |                |                |     |                     |                 |                 |                 |                 |                 |                |                |                |                |                |                |                |                |                |                |
|     |     |     |      |                                       |                 |                 |                 |                 |                   |                |                |                |                |                |                |                |                |                |                |     |                     |                 |                 |                 |                 |                 |                |                |                |                |                |                |                |                |                |                |
|     |     |     |      |                                       |                 |                 |                 |                 |                   |                |                |                |                |                |                |                |                |                |                |     |                     |                 |                 |                 |                 |                 |                |                |                |                |                |                |                |                |                |                |
|     |     |     |      |                                       |                 |                 |                 |                 |                   |                |                |                |                |                |                |                |                |                |                |     |                     |                 |                 |                 |                 |                 |                |                |                |                |                |                |                |                |                |                |
|     |     |     |      |                                       |                 |                 |                 |                 |                   |                |                |                |                |                |                |                |                |                |                |     |                     |                 |                 |                 |                 |                 |                |                |                |                |                |                |                |                |                |                |
|     |     |     |      |                                       |                 |                 |                 |                 |                   |                |                |                |                |                |                |                |                |                |                |     |                     |                 |                 |                 |                 |                 |                |                |                |                |                |                |                |                |                |                |
|     |     |     |      |                                       |                 |                 |                 |                 |                   |                |                |                |                |                |                |                |                |                |                |     |                     |                 |                 |                 |                 |                 |                |                |                |                |                |                |                |                |                |                |
|     |     |     |      |                                       |                 |                 |                 |                 |                   |                |                |                |                |                |                |                |                |                |                |     |                     |                 |                 |                 |                 |                 |                |                |                |                |                |                |                |                |                |                |
|     |     |     |      |                                       |                 |                 |                 |                 |                   |                |                |                |                |                |                |                |                |                |                |     |                     |                 |                 |                 |                 |                 |                |                |                |                |                |                |                |                |                |                |
|     |     |     |      |                                       |                 |                 |                 |                 |                   |                |                |                |                |                |                |                |                |                |                |     |                     |                 |                 |                 |                 |                 |                |                |                |                |                |                |                |                |                |                |
|     |     |     |      |                                       |                 |                 |                 |                 |                   |                |                |                |                |                |                |                |                |                |                |     |                     |                 |                 |                 |                 |                 |                |                |                |                |                |                |                |                |                |                |
|     |     |     |      |                                       |                 |                 |                 |                 |                   |                |                |                |                |                |                |                |                |                |                |     |                     |                 |                 |                 |                 |                 |                |                |                |                |                |                |                |                |                |                |
|     |     |     |      |                                       |                 |                 |                 |                 |                   |                |                |                |                |                |                |                |                |                |                |     |                     |                 |                 |                 |                 |                 |                |                |                |                |                |                |                |                |                |                |
|     |     |     |      |                                       |                 |                 |                 |                 |                   |                |                |                |                |                |                |                |                |                |                |     |                     |                 |                 |                 |                 |                 |                |                |                |                |                |                |                |                |                |                |
|     |     |     |      |                                       |                 |                 |                 |                 |                   |                |                |                |                |                |                |                |                |                |                |     |                     |                 |                 |                 |                 |                 |                |                |                |                |                |                |                |                |                |                |
|     |     |     |      |                                       |                 |                 |                 |                 |                   |                |                |                |                |                |                |                |                |                |                |     |                     |                 |                 |                 |                 |                 |                |                |                |                |                |                |                |                |                |                |
|     |     |     |      |                                       |                 |                 |                 |                 |                   |                |                |                |                |                |                |                |                |                |                |     |                     |                 |                 |                 |                 |                 |                |                |                |                |                |                |                |                |                |                |
|     |     |     |      |                                       |                 |                 |                 |                 |                   |                |                |                |                |                |                |                |                |                |                |     |                     |                 |                 |                 |                 |                 |                |                |                |                |                |                |                |                |                |                |
|     |     |     |      |                                       |                 |                 |                 |                 |                   |                |                |                |                |                |                |                |                |                |                |     |                     |                 |                 |                 |                 |                 |                |                |                |                |                |                |                |                |                |                |
|     |     |     |      |                                       |                 |                 |                 |                 |                   |                |                |                |                |                |                |                |                |                |                |     |                     |                 |                 |                 |                 |                 |                |                |                |                |                |                |                |                |                |                |
|     |     |     |      |                                       |                 |                 |                 |                 |                   |                |                |                |                |                |                |                |                |                |                |     |                     |                 |                 |                 |                 |                 |                |                |                |                |                |                |                |                |                |                |
|     |     |     |      |                                       |                 |                 |                 |                 |                   |                |                |                |                |                |                |                |                |                |                |     |                     |                 |                 |                 |                 |                 |                |                |                |                |                |                |                |                |                |                |
|     |     |     |      |                                       |                 |                 |                 |                 |                   |                |                |                |                |                |                |                |                |                |                |     |                     |                 |                 |                 |                 |                 |                |                |                |                |                |                |                |                |                |                |
|     |     |     |      |                                       |                 |                 |                 |                 |                   |                |                |                |                |                |                |                |                |                |                |     |                     |                 |                 |                 |                 |                 |                |                |                |                |                |                |                |                |                |                |
|     |     |     |      |                                       |                 |                 |                 |                 |                   |                |                |                |                |                |                |                |                |                |                |     |                     |                 |                 |                 |                 |                 |                |                |                |                |                |                |                |                |                |                |
|     |     |     |      |                                       |                 |                 |                 |                 |                   |                |                |                |                |                |                |                |                |                |                |     |                     |                 |                 |                 |                 |                 |                |                |                |                |                |                |                |                |                |                |
|     |     |     |      |                                       |                 |                 |                 |                 |                   |                |                |                |                |                |                |                |                |                |                |     |                     |                 |                 |                 |                 |                 |                |                |                |                |                |                |                |                |                |                |
|     |     |     |      |                                       |                 |                 |                 |                 |                   |                |                |                |                |                |                |                |                |                |                |     |                     |                 |                 |                 |                 |                 |                |                |                |                |                |                |                |                |                |                |
|     |     |     |      |                                       |                 |                 |                 |                 |                   |                |                |                |                |                |                |                |                |                |                |     |                     |                 |                 |                 |                 |                 |                |                |                |                |                |                |                |                |                |                |
|     |     |     |      |                                       |                 |                 |                 |                 |                   |                |                |                |                |                |                |                |                |                |                |     |                     |                 |                 |                 |                 |                 |                |                |                |                |                |                |                |                |                |                |
|     |     |     |      |                                       |                 |                 |                 |                 |                   |                |                |                |                |                |                |                |                |                |                |     |                     |                 |                 |                 |                 |                 |                |                |                |                |                |                |                |                |                |                |
|     |     |     |      |                                       |                 |                 |                 |                 |                   |                |                |                |                |                |                |                |                |                |                |     |                     |                 |                 |                 |                 |                 |                |                |                |                |                |                |                |                |                |                |
|     |     |     |      |                                       |                 |                 |                 |                 |                   |                |                |                |                |                |                |                |                |                |                |     |                     |                 |                 |                 |                 |                 |                |                |                |                |                |                |                |                |                |                |
|     |     |     |      |                                       |                 |                 |                 |                 |                   |                |                |                |                |                |                |                |                |                |                |     |                     |                 |                 |                 |                 |                 |                |                |                |                |                |                |                |                |                |                |
|     |     |     |      |                                       |                 |                 |                 |                 |                   |                |                |                |                |                |                |                |                |                |                |     |                     |                 |                 |                 |                 |                 |                |                |                |                |                |                |                |                |                |                |
|     |     |     |      |                                       |                 |                 |                 |                 |                   |                |                |                |                |                |                |                |                |                |                |     |                     |                 |                 |                 |                 |                 |                |                |                |                |                |                |                |                |                |                |
|     |     |     |      |                                       |                 |                 |                 |                 |                   |                |                |                |                |                |                |                |                |                |                |     |                     |                 |                 |                 |                 |                 |                |                |                |                |                |                |                |                |                |                |
|     |     |     |      |                                       |                 |                 |                 |                 |                   |                |                |                |                |                |                |                |                |                |                |     |                     |                 |                 |                 |                 |                 |                |                |                |                |                |                |                |                |                |                |
|     |     |     |      |                                       |                 |                 |                 |                 |                   |                |                |                |                |                |                |                |                |                |                |     |                     |                 |                 |                 |                 |                 |                |                |                |                |                |                |                |                |                |                |
|     |     |     |      |                                       |                 |                 |                 |                 |                   |                |                |                |                |                |                |                |                |                |                |     |                     |                 |                 |                 |                 |                 |                |                |                |                |                |                |                |                |                |                |
|     |     |     |      |                                       |                 |                 |                 |                 |                   |                |                |                |                |                |                |                |                |                |                |     |                     |                 |                 |                 |                 |                 |                |                |                |                |                |                |                |                |                |                |
|     |     |     |      |                                       |                 |                 |                 |                 |                   |                |                |                |                |                |                |                |                |                |                |     |                     |                 |                 |                 |                 |                 |                |                |                |                |                |                |                |                |                |                |
|     |     |     |      |                                       |                 |                 |                 |                 |                   |                |                |                |                |                |                |                |                |                |                |     |                     |                 |                 |                 |                 |                 |                |                |                |                |                |                |                |                |                |                |
|     |     |     |      |                                       |                 |                 |                 |                 |                   |                |                |                |                |                |                |                |                |                |                |     |                     |                 |                 |                 |                 |                 |                |                |                |                |                |                |                |                |                |                |
|     |     |     |      |                                       |                 |                 |                 |                 |                   |                |                |                |                |                |                |                |                |                |                |     |                     |                 |                 |                 |                 |                 |                |                |                |                |                |                |                |                |                |                |
|     |     |     |      |                                       |                 |                 |                 |                 |                   |                |                |                |                |                |                |                |                |                |                |     |                     |                 |                 |                 |                 |                 |                |                |                |                |                |                |                |                |                |                |
|     |     |     |      |                                       |                 |                 |                 |                 |                   |                |                |                |                |                |                |                |                |                |                |     |                     |                 |                 |                 |                 |                 |                |                |                |                |                |                |                |                |                |                |
|     |     |     |      |                                       |                 |                 |                 |                 |                   |                |                |                |                |                |                |                |                |                |                |     |                     |                 |                 |                 |                 |                 |                |                |                |                |                |                |                |                |                |                |
|     |     |     |      |                                       |                 |                 |                 |                 |                   |                |                |                |                |                |                |                |                |                |                |     |                     |                 |                 |                 |                 |                 |                |                |                |                |                |                |                |                |                |                |
|     |     |     |      |                                       |                 |                 |                 |                 |                   |                |                |                |                |                |                |                |                |                |                |     |                     |                 |                 |                 |                 |                 |                |                |                |                |                |                |                |                |                |                |
|     |     |     |      |                                       |                 |                 |                 |                 |                   |                |                |                |                |                |                |                |                |                |                |     |                     |                 |                 |                 |                 |                 |                |                |                |                |                |                |                |                |                |                |
|     |     |     |      |                                       |                 |                 |                 |                 |                   |                |                |                |                |                |                |                |                |                |                |     |                     |                 |                 |                 |                 |                 |                |                |                |                |                |                |                |                |                |                |
|     |     |     |      |                                       |                 |                 |                 |                 |                   |                |                |                |                |                |                |                |                |                |                |     |                     |                 |                 |                 |                 |                 |                |                |                |                |                |                |                |                |                |                |
|     |     |     |      |                                       |                 |                 |                 |                 |                   |                |                |                |                |                |                |                |                |                |                |     |                     |                 |                 |                 |                 |                 |                |                |                |                |                |                |                |                |                |                |
|     |     |     |      |                                       |                 |                 |                 |                 |                   |                |                |                |                |                |                |                |                |                |                |     |                     |                 |                 |                 |                 |                 |                |                |                |                |                |                |                |                |                |                |
|     |     |     |      |                                       |                 |                 |                 |                 |                   |                |                |                |                |                |                |                |                |                |                |     |                     |                 |                 |                 |                 |                 |                |                |                |                |                |                |                |                |                |                |
|     |     |     |      |                                       |                 |                 |                 |                 |                   |                |                |                |                |                |                |                |                |                |                |     |                     |                 |                 |                 |                 |                 |                |                |                |                |                |                |                |                |                |                |
|     |     |     |      |                                       |                 |                 |                 |                 |                   |                |                |                |                |                |                |                |                |                |                |     |                     |                 |                 |                 |                 |                 |                |                |                |                |                |                |                |                |                |                |
|     |     |     |      |                                       |                 |                 |                 |                 |                   |                |                |                |                |                |                |                |                |                |                |     |                     |                 |                 |                 |                 |                 |                |                |                |                |                |                |                |                |                |                |
|     |     |     |      |                                       |                 |                 |                 |                 |                   |                |                |                |                |                |                |                |                |                |                |     |                     |                 |                 |                 |                 |                 |                |                |                |                |                |                |                |                |                |                |
|     |     |     |      |                                       |                 |                 |                 |                 |                   |                |                |                |                |                |                |                |                |                |                |     |                     |                 |                 |                 |                 |                 |                |                |                |                |                |                |                |                |                |                |
|     |     |     |      |                                       |                 |                 |                 |                 |                   |                |                |                |                |                |                |                |                |                |                |     |                     |                 |                 |                 |                 |                 |                |                |                |                |                |                |                |                |                |                |
|     |     |     |      |                                       |                 |                 |                 |                 |                   |                |                |                |                |                |                |                |                |                |                |     |                     |                 |                 |                 |                 |                 |                |                |                |                |                |                |                |                |                |                |

| HSW | ABS | REF | SWAP | Column address / bit / segment assign |                 |                 |                 |                   |                 |                |                |                |                   |                |                |                |                   |                |                |       |   |                   |                 |                 |                 |                 |                     |                |                |                |                     |                |                |                |                     |                |                |       |       |
|-----|-----|-----|------|---------------------------------------|-----------------|-----------------|-----------------|-------------------|-----------------|----------------|----------------|----------------|-------------------|----------------|----------------|----------------|-------------------|----------------|----------------|-------|---|-------------------|-----------------|-----------------|-----------------|-----------------|---------------------|----------------|----------------|----------------|---------------------|----------------|----------------|----------------|---------------------|----------------|----------------|-------|-------|
| *   | 1   | 0   | 0    | X=00 <sub>H</sub>                     |                 |                 |                 |                   |                 |                |                |                |                   |                |                |                |                   |                |                | ↔     |   | X=7F <sub>H</sub> |                 |                 |                 |                 |                     |                |                |                |                     |                |                |                |                     |                |                |       |       |
| *   | 1   | 1   | 1    | X=7F <sub>H</sub>                     |                 |                 |                 |                   |                 |                |                |                |                   |                |                |                |                   |                |                | ↔     |   | X=00 <sub>H</sub> |                 |                 |                 |                 |                     |                |                |                |                     |                |                |                |                     |                |                |       |       |
|     |     |     |      | D <sub>15</sub>                       | D <sub>14</sub> | D <sub>13</sub> | D <sub>12</sub> | D <sub>11</sub>   | D <sub>10</sub> | D <sub>9</sub> | D <sub>8</sub> | D <sub>7</sub> | D <sub>6</sub>    | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub> | D <sub>2</sub>    | D <sub>1</sub> | D <sub>0</sub> | ↑     | ↓ | D <sub>15</sub>   | D <sub>14</sub> | D <sub>13</sub> | D <sub>12</sub> | D <sub>11</sub> | D <sub>10</sub>     | D <sub>9</sub> | D <sub>8</sub> | D <sub>7</sub> | D <sub>6</sub>      | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub> | D <sub>2</sub>      | D <sub>1</sub> | D <sub>0</sub> |       |       |
|     |     |     |      | .....                                 | .....           | .....           | .....           | SEGA <sub>0</sub> | .....           | .....          | .....          | .....          | SEGB <sub>0</sub> | .....          | .....          | .....          | SEGC <sub>0</sub> | .....          | .....          | ..... | ↑ | ↓                 | .....           | .....           | .....           | .....           | SEGA <sub>127</sub> | .....          | .....          | .....          | SEGB <sub>127</sub> | .....          | .....          | .....          | SEGC <sub>127</sub> | .....          | .....          | ..... | ..... |

| HSW | ABS | REF | SWAP | Column address / bit / segment assign |                 |                 |                 |                   |                 |                |                |                   |                |                |                |                   |                |                |                |     |                   |                 |                 |                 |                     |                 |                |                |                     |                |                |                |                     |                |                |                |       |
|-----|-----|-----|------|---------------------------------------|-----------------|-----------------|-----------------|-------------------|-----------------|----------------|----------------|-------------------|----------------|----------------|----------------|-------------------|----------------|----------------|----------------|-----|-------------------|-----------------|-----------------|-----------------|---------------------|-----------------|----------------|----------------|---------------------|----------------|----------------|----------------|---------------------|----------------|----------------|----------------|-------|
| *   | 1   | 0   | 1    | X=00 <sub>H</sub>                     |                 |                 |                 |                   |                 |                |                |                   |                |                |                |                   |                |                |                | ↔   | X=7F <sub>H</sub> |                 |                 |                 |                     |                 |                |                |                     |                |                |                |                     |                |                |                |       |
| *   | 1   | 1   | 0    | X=7F <sub>H</sub>                     |                 |                 |                 |                   |                 |                |                |                   |                |                |                |                   |                |                |                | ↔   | X=00 <sub>H</sub> |                 |                 |                 |                     |                 |                |                |                     |                |                |                |                     |                |                |                |       |
|     |     |     |      | D <sub>15</sub>                       | D <sub>14</sub> | D <sub>13</sub> | D <sub>12</sub> | D <sub>11</sub>   | D <sub>10</sub> | D <sub>9</sub> | D <sub>8</sub> | D <sub>7</sub>    | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub>    | D <sub>2</sub> | D <sub>1</sub> | D <sub>0</sub> | ↑ ↓ | D <sub>15</sub>   | D <sub>14</sub> | D <sub>13</sub> | D <sub>12</sub> | D <sub>11</sub>     | D <sub>10</sub> | D <sub>9</sub> | D <sub>8</sub> | D <sub>7</sub>      | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub>      | D <sub>2</sub> | D <sub>1</sub> | D <sub>0</sub> |       |
|     |     |     |      | .....                                 | .....           | .....           | .....           | SEGC <sub>0</sub> | .....           | .....          | .....          | SEGB <sub>0</sub> | .....          | .....          | .....          | SEGA <sub>0</sub> | .....          | .....          | .....          | ↑ ↓ | .....             | .....           | .....           | .....           | SEGC <sub>127</sub> | .....           | .....          | .....          | SEGB <sub>127</sub> | .....          | .....          | .....          | SEGA <sub>127</sub> | .....          | .....          | .....          | ..... |

In the B&W mode, and 8-bit data bus mode

| HSW | ABS | REF | SWAP | Column address / bit / segment assign |                |                |                |                |                |                   |                |                   |                |                |                |                   |  |                |                     |                |                |                   |                |                |                |                     |                |                |                |  |    |
|-----|-----|-----|------|---------------------------------------|----------------|----------------|----------------|----------------|----------------|-------------------|----------------|-------------------|----------------|----------------|----------------|-------------------|--|----------------|---------------------|----------------|----------------|-------------------|----------------|----------------|----------------|---------------------|----------------|----------------|----------------|--|----|
| 0   | 0   | 0   | 0    | X=00 <sub>H</sub>                     |                |                |                |                |                | X=01 <sub>H</sub> |                |                   |                | ↔              |                | X=FE <sub>H</sub> |  |                |                     |                |                | X=FF <sub>H</sub> |                |                |                |                     |                |                |                |  |    |
| 0   | 0   | 1   | 1    | X=FE <sub>H</sub>                     |                |                |                |                |                | X=FF <sub>H</sub> |                |                   |                | ↔              |                | X=00 <sub>H</sub> |  |                |                     |                |                | X=01 <sub>H</sub> |                |                |                |                     |                |                |                |  |    |
|     |     |     |      | D <sub>7</sub>                        | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>2</sub> | D <sub>1</sub> | D <sub>0</sub>    | D <sub>7</sub> | D <sub>4</sub>    | D <sub>3</sub> | D <sub>2</sub> | D <sub>1</sub> | ↕                 |  | D <sub>7</sub> | D <sub>6</sub>      | D <sub>5</sub> | D <sub>4</sub> | D <sub>2</sub>    | D <sub>1</sub> | D <sub>0</sub> | D <sub>7</sub> | D <sub>4</sub>      | D <sub>3</sub> | D <sub>2</sub> | D <sub>1</sub> |  |    |
|     |     |     |      | SEGA <sub>0</sub>                     |                |                |                |                |                |                   |                | SEGB <sub>0</sub> |                |                |                |                   |  | ↕              | SEGA <sub>127</sub> |                |                |                   |                |                |                | SEGB <sub>127</sub> |                |                |                |  |    |
|     |     |     |      |                                       |                |                |                |                |                |                   |                |                   |                |                |                |                   |  |                |                     |                |                |                   |                |                |                |                     |                |                |                |  |    |
|     |     |     |      |                                       |                |                |                |                |                |                   |                |                   |                |                |                |                   |  |                |                     |                |                |                   |                |                |                |                     |                |                |                |  |    |
|     |     |     |      |                                       |                |                |                |                |                |                   |                |                   |                |                |                |                   |  |                |                     |                |                |                   |                |                |                |                     |                |                |                |  |    |
|     |     |     |      |                                       |                |                |                |                |                |                   |                |                   |                |                |                |                   |  |                |                     |                |                |                   |                |                |                |                     |                |                |                |  |    |
|     |     |     |      |                                       |                |                |                |                |                |                   |                |                   |                |                |                |                   |  |                |                     |                |                |                   |                |                |                |                     |                |                |                |  |    |
|     |     |     |      |                                       |                |                |                |                |                |                   |                |                   |                |                |                |                   |  |                |                     |                |                |                   |                |                |                |                     |                |                |                |  |    |
|     |     |     |      |                                       |                |                |                |                |                |                   |                |                   |                |                |                |                   |  |                |                     |                |                |                   |                |                |                |                     |                |                |                |  |    |
|     |     |     |      |                                       |                |                |                |                |                |                   |                |                   |                |                |                |                   |  |                |                     |                |                |                   |                |                |                |                     |                |                |                |  |    |
|     |     |     |      |                                       |                |                |                |                |                |                   |                |                   |                |                |                |                   |  |                |                     |                |                |                   |                |                |                |                     |                |                |                |  |    |
|     |     |     |      |                                       |                |                |                |                |                |                   |                |                   |                |                |                |                   |  |                |                     |                |                |                   |                |                |                |                     |                |                |                |  |    |
|     |     |     |      |                                       |                |                |                |                |                |                   |                |                   |                |                |                |                   |  |                |                     |                |                |                   |                |                |                |                     |                |                |                |  |    |
|     |     |     |      |                                       |                |                |                |                |                |                   |                |                   |                |                |                |                   |  |                |                     |                |                |                   |                |                |                |                     |                |                |                |  |    |
|     |     |     |      |                                       |                |                |                |                |                |                   |                |                   |                |                |                |                   |  |                |                     |                |                |                   |                |                |                |                     |                |                |                |  |    |
|     |     |     |      |                                       |                |                |                |                |                |                   |                |                   |                |                |                |                   |  |                |                     |                |                |                   |                |                |                |                     |                |                |                |  |    |
|     |     |     |      |                                       |                |                |                |                |                |                   |                |                   |                |                |                |                   |  |                |                     |                |                |                   |                |                |                |                     |                |                |                |  |    |
|     |     |     |      |                                       |                |                |                |                |                |                   |                |                   |                |                |                |                   |  |                |                     |                |                |                   |                |                |                |                     |                |                |                |  |    |
|     |     |     |      |                                       |                |                |                |                |                |                   |                |                   |                |                |                |                   |  |                |                     |                |                |                   |                |                |                |                     |                |                |                |  |    |
|     |     |     |      |                                       |                |                |                |                |                |                   |                |                   |                |                |                |                   |  |                |                     |                |                |                   |                |                |                |                     |                |                |                |  |    |
|     |     |     |      |                                       |                |                |                |                |                |                   |                |                   |                |                |                |                   |  |                |                     |                |                |                   |                |                |                |                     |                |                |                |  |    |
|     |     |     |      |                                       |                |                |                |                |                |                   |                |                   |                |                |                |                   |  |                |                     |                |                |                   |                |                |                |                     |                |                |                |  |    |
|     |     |     |      |                                       |                |                |                |                |                |                   |                |                   |                |                |                |                   |  |                |                     |                |                |                   |                |                |                |                     |                |                |                |  |    |
|     |     |     |      |                                       |                |                |                |                |                |                   |                |                   |                |                |                |                   |  |                |                     |                |                |                   |                |                |                |                     |                |                |                |  |    |
|     |     |     |      |                                       |                |                |                |                |                |                   |                |                   |                |                |                |                   |  |                |                     |                |                |                   |                |                |                |                     |                |                |                |  |    |
|     |     |     |      |                                       |                |                |                |                |                |                   |                |                   |                |                |                |                   |  |                |                     |                |                |                   |                |                |                |                     |                |                |                |  |    |
|     |     |     |      |                                       |                |                |                |                |                |                   |                |                   |                |                |                |                   |  |                |                     |                |                |                   |                |                |                |                     |                |                |                |  |    |
|     |     |     |      |                                       |                |                |                |                |                |                   |                |                   |                |                |                |                   |  |                |                     |                |                |                   |                |                |                |                     |                |                |                |  |    |
|     |     |     |      |                                       |                |                |                |                |                |                   |                |                   |                |                |                |                   |  |                |                     |                |                |                   |                |                |                |                     |                |                |                |  |    |
|     |     |     |      |                                       |                |                |                |                |                |                   |                |                   |                |                |                |                   |  |                |                     |                |                |                   |                |                |                |                     |                |                |                |  |    |
|     |     |     |      |                                       |                |                |                |                |                |                   |                |                   |                |                |                |                   |  |                |                     |                |                |                   |                |                |                |                     |                |                |                |  |    |
|     |     |     |      |                                       |                |                |                |                |                |                   |                |                   |                |                |                |                   |  |                |                     |                |                |                   |                |                |                |                     |                |                |                |  |    |
|     |     |     |      |                                       |                |                |                |                |                |                   |                |                   |                |                |                |                   |  |                |                     |                |                |                   |                |                |                |                     |                |                |                |  |    |
|     |     |     |      |                                       |                |                |                |                |                |                   |                |                   |                |                |                |                   |  |                |                     |                |                |                   |                |                |                |                     |                |                |                |  |    |
|     |     |     |      |                                       |                |                |                |                |                |                   |                |                   |                |                |                |                   |  |                |                     |                |                |                   |                |                |                |                     |                |                |                |  |    |
|     |     |     |      |                                       |                |                |                |                |                |                   |                |                   |                |                |                |                   |  |                |                     |                |                |                   |                |                |                |                     |                |                |                |  |    |
|     |     |     |      |                                       |                |                |                |                |                |                   |                |                   |                |                |                |                   |  |                |                     |                |                |                   |                |                |                |                     |                |                |                |  |    |
|     |     |     |      |                                       |                |                |                |                |                |                   |                |                   |                |                |                |                   |  |                |                     |                |                |                   |                |                |                |                     |                |                |                |  |    |
|     |     |     |      |                                       |                |                |                |                |                |                   |                |                   |                |                |                |                   |  |                |                     |                |                |                   |                |                |                |                     |                |                |                |  |    |
|     |     |     |      |                                       |                |                |                |                |                |                   |                |                   |                |                |                |                   |  |                |                     |                |                |                   |                |                |                |                     |                |                |                |  |    |
|     |     |     |      |                                       |                |                |                |                |                |                   |                |                   |                |                |                |                   |  |                |                     |                |                |                   |                |                |                |                     |                |                |                |  | </ |

| HSW | ABS | REF | SWAP | Column address / bit / segment assign |                |                |                |                   |                |                |                |                   |                   |                |                |   |                   |                     |                |                |                |                     |                |                |                     |                |                |                |  |
|-----|-----|-----|------|---------------------------------------|----------------|----------------|----------------|-------------------|----------------|----------------|----------------|-------------------|-------------------|----------------|----------------|---|-------------------|---------------------|----------------|----------------|----------------|---------------------|----------------|----------------|---------------------|----------------|----------------|----------------|--|
| 0   | 0   | 0   | 1    | X=00 <sub>H</sub>                     |                |                |                | X=01 <sub>H</sub> |                |                |                | ↔                 | X=FE <sub>H</sub> |                |                |   | X=FF <sub>H</sub> |                     |                |                |                |                     |                |                |                     |                |                |                |  |
| 0   | 0   | 1   | 0    | X=FE <sub>H</sub>                     |                |                |                | X=FF <sub>H</sub> |                |                |                | ↔                 | X=00 <sub>H</sub> |                |                |   | X=01 <sub>H</sub> |                     |                |                |                |                     |                |                |                     |                |                |                |  |
|     |     |     |      | D <sub>7</sub>                        | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>2</sub>    | D <sub>1</sub> | D <sub>0</sub> | D <sub>7</sub> | D <sub>4</sub>    | D <sub>3</sub>    | D <sub>2</sub> | D <sub>1</sub> | ↕ | D <sub>7</sub>    | D <sub>6</sub>      | D <sub>5</sub> | D <sub>4</sub> | D <sub>2</sub> | D <sub>1</sub>      | D <sub>0</sub> | D <sub>7</sub> | D <sub>4</sub>      | D <sub>3</sub> | D <sub>2</sub> | D <sub>1</sub> |  |
|     |     |     |      | SEGC <sub>0</sub>                     |                |                |                | SEGB <sub>0</sub> |                |                |                | SEGA <sub>0</sub> |                   |                |                |   | ↕                 | SEGC <sub>127</sub> |                |                |                | SEGB <sub>127</sub> |                |                | SEGA <sub>127</sub> |                |                |                |  |

| HSW | ABS | REF | SWAP | Column address / bit / segment assign |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |
|-----|-----|-----|------|---------------------------------------|----------------|----------------|----------------|-------------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|-----|--|-------------------|----------------|----------------|---------------------|-------------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|--|--|--|
| 0   | 1   | 0   | 0    | X=00 <sub>H</sub>                     |                |                |                | X=01 <sub>H</sub> |                |                |                |                |                |                |                | ↔   |  | X=FE <sub>H</sub> |                |                |                     | X=FF <sub>H</sub> |                |                |                |                |                |                |                |  |  |  |
| 0   | 1   | 1   | 1    | X=FE <sub>H</sub>                     |                |                |                | X=FF <sub>H</sub> |                |                |                |                |                |                |                | ↔   |  | X=00 <sub>H</sub> |                |                |                     | X=01 <sub>H</sub> |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      | D <sub>3</sub>                        | D <sub>2</sub> | D <sub>1</sub> | D <sub>0</sub> | D <sub>7</sub>    | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub> | D <sub>2</sub> | D <sub>1</sub> | D <sub>0</sub> | ↑ ↓ |  | D <sub>3</sub>    | D <sub>2</sub> | D <sub>1</sub> | D <sub>0</sub>      | D <sub>7</sub>    | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub> | D <sub>2</sub> | D <sub>1</sub> | D <sub>0</sub> |  |  |  |
|     |     |     |      | SEGA <sub>0</sub>                     |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   | ↑ ↓            |                | SEGA <sub>127</sub> |                   |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                |                |                |                |     |  |                   |                |                |                     |                   |                |                |                |                |                |                |                |  |  |  |

| HSW | ABS | REF | SWAP | Column address / bit / segment assign |                |                |                |                   |                |                |                |                   |                |                |                |     |                |                     |                |                |                |                     |                |                |                |                |                     |                |  |  |  |
|-----|-----|-----|------|---------------------------------------|----------------|----------------|----------------|-------------------|----------------|----------------|----------------|-------------------|----------------|----------------|----------------|-----|----------------|---------------------|----------------|----------------|----------------|---------------------|----------------|----------------|----------------|----------------|---------------------|----------------|--|--|--|
| 0   | 1   | 0   | 1    | X=00 <sub>H</sub>                     |                |                |                | X=01 <sub>H</sub> |                |                |                |                   |                |                |                | ↔   |                | X=FE <sub>H</sub>   |                |                |                | X=FF <sub>H</sub>   |                |                |                |                |                     |                |  |  |  |
| 0   | 1   | 1   | 0    | X=FE <sub>H</sub>                     |                |                |                | X=FF <sub>H</sub> |                |                |                |                   |                |                |                | ↔   |                | X=00 <sub>H</sub>   |                |                |                | X=01 <sub>H</sub>   |                |                |                |                |                     |                |  |  |  |
|     |     |     |      | D <sub>3</sub>                        | D <sub>2</sub> | D <sub>1</sub> | D <sub>0</sub> | D <sub>7</sub>    | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub>    | D <sub>2</sub> | D <sub>1</sub> | D <sub>0</sub> | ↑ ↓ | D <sub>3</sub> | D <sub>2</sub>      | D <sub>1</sub> | D <sub>0</sub> | D <sub>7</sub> | D <sub>6</sub>      | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub> | D <sub>2</sub> | D <sub>1</sub>      | D <sub>0</sub> |  |  |  |
|     |     |     |      | SEGC <sub>0</sub>                     |                |                |                | SEGB <sub>0</sub> |                |                |                | SEGA <sub>0</sub> |                |                |                |     | ↑ ↓            | SEGC <sub>127</sub> |                |                |                | SEGB <sub>127</sub> |                |                |                |                | SEGA <sub>127</sub> |                |  |  |  |
|     |     |     |      |                                       |                |                |                |                   |                |                |                |                   |                |                |                |     |                |                     |                |                |                |                     |                |                |                |                |                     |                |  |  |  |

| HSW / ABS |   |   |   | REF | SWAF | Column-address / bit / segment assign |    |    |    |       |    |    |    |       |        |    |    |       |    |    |    |       |    |        |    |       |    |    |    |    |    |    |          |    |    |    |    |    |    |    |    |
|-----------|---|---|---|-----|------|---------------------------------------|----|----|----|-------|----|----|----|-------|--------|----|----|-------|----|----|----|-------|----|--------|----|-------|----|----|----|----|----|----|----------|----|----|----|----|----|----|----|----|
| 1         | * | 0 | 0 |     |      | X=00H                                 |    |    |    | X=01H |    |    |    | X=02H |        |    |    | X=BDH |    |    |    | X=BEH |    |        |    | X=BFH |    |    |    |    |    |    |          |    |    |    |    |    |    |    |    |
|           |   |   |   |     |      | SEGA 0                                | D7 | D6 | D5 | D4    | D3 | D2 | D1 | D0    | SEGC 0 | D7 | D6 | D5    | D4 | D3 | D2 | D1    | D0 | SEGB 1 | D7 | D6    | D5 | D4 | D3 | D2 | D1 | D0 | SEGA 126 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |


| HSW / ABS |   |   |   | REF | SWAF | Column-address / bit / segment assign |    |    |    |       |    |    |    |       |        |    |    |       |    |    |    |       |    |        |    |       |    |    |    |    |    |    |        |    |    |    |    |          |    |    |    |    |          |    |    |    |    |          |    |    |    |    |
|-----------|---|---|---|-----|------|---------------------------------------|----|----|----|-------|----|----|----|-------|--------|----|----|-------|----|----|----|-------|----|--------|----|-------|----|----|----|----|----|----|--------|----|----|----|----|----------|----|----|----|----|----------|----|----|----|----|----------|----|----|----|----|
| 1         | * | 0 | 1 |     |      | X=00H                                 |    |    |    | X=01H |    |    |    | X=02H |        |    |    | X=BDH |    |    |    | X=BEH |    |        |    | X=BFH |    |    |    |    |    |    |        |    |    |    |    |          |    |    |    |    |          |    |    |    |    |          |    |    |    |    |
|           |   |   |   |     |      | SEGA 0                                | D7 | D6 | D5 | D4    | D3 | D2 | D1 | D0    | SEGC 1 | D7 | D6 | D5    | D4 | D3 | D2 | D1    | D0 | SEGB 1 | D7 | D6    | D5 | D4 | D3 | D2 | D1 | D0 | SEGA 1 | D7 | D6 | D5 | D4 | SEGC 126 | D7 | D6 | D5 | D4 | SEGB 126 | D7 | D6 | D5 | D4 | SEGC 127 | D7 | D6 | D5 | D4 |

| HSW / ABS |   |   |   | REF | SWAF | Column-address / bit / segment assign |    |    |    |       |        |    |    |       |    |        |    |       |    |    |        |       |    |    |    |        |    |    |    |    |        |    |    |    |    |          |    |    |    |    |          |    |    |    |    |          |    |    |    |    |
|-----------|---|---|---|-----|------|---------------------------------------|----|----|----|-------|--------|----|----|-------|----|--------|----|-------|----|----|--------|-------|----|----|----|--------|----|----|----|----|--------|----|----|----|----|----------|----|----|----|----|----------|----|----|----|----|----------|----|----|----|----|
| 1         | * | 1 | 1 |     |      | X=BEH                                 |    |    |    | X=BFH |        |    |    | X=BDH |    |        |    | X=BEH |    |    |        | X=01H |    |    |    | X=01H  |    |    |    |    |        |    |    |    |    |          |    |    |    |    |          |    |    |    |    |          |    |    |    |    |
|           |   |   |   |     |      | SEGA 0                                | D3 | D2 | D1 | D0    | SEGB 0 | D7 | D6 | D5    | D4 | SEGA 0 | D3 | D2    | D1 | D0 | SEGC 1 | D7    | D6 | D5 | D4 | SEGB 1 | D3 | D2 | D1 | D0 | SEGA 1 | D7 | D6 | D5 | D4 | SEGC 126 | D7 | D6 | D5 | D4 | SEGB 126 | D7 | D6 | D5 | D4 | SEGC 127 | D7 | D6 | D5 | D4 |




## Bit assignments between write and read data (in the 16-bit data bus mode)

ABS=0




ABS=1




## Examples of write and read data (In the 8 bit bus mode)


ABS=0, HSW=0, C256=0 (Address; 00, 02.....FC, FE<sub>H</sub>)




ABS=0, HSW=0, C256=0 (Address; 01, 03.....FD, FF<sub>H</sub>)




ABS=1, HSW=0, C256=0 (Address; 00, 02.....FC, FE<sub>H</sub>)




ABS=1, HSW=0, C256=0 (Address; 01, 03.....FD, FF<sub>H</sub>)



ABS=0, HSW=1, C256=0 (Address; 00, 01.....BE, BF<sub>H</sub>)



ABS=0, HSW=0, C256=1 (Address; 00, 01.....7E, 7F<sub>H</sub>)



\*: Invalid data

## (11) Gradation palette

In the gradation mode, either variable or fixed gradation mode is selected by programming the “PWM” register of the “Gradation control” instruction.

PWM=0:        Variable gradation mode  
                 (Select 16 gradation levels out of 32-gradation level of the gradation palette)

PWM=1:        Fixed gradation mode  
                 (Fixed 8-gradation levels)

In these mode, each of the gradation palettes Aj, Bj and Cj can select 16-gradation level out of 32-gradation level by setting 5-bit data to the “PA” registers in the “Gradation palette j” instructions (j=0 to Fh).

For instance, the gradation palettes Aj correspond to the SEGAI, the Bj to SEGBi and the Cj to SEGCi (j=0 to 15, i=0 to 127).

Correspondence between display data and gradation palettes

**Table 10** (Palette Aj, Palette Bj, Palette Cj (j=0 to 15))

| (MSB) Display data (LSB) |   |   |   | Gradation palette | Default palette value |
|--------------------------|---|---|---|-------------------|-----------------------|
| 0                        | 0 | 0 | 0 | Palette 0         | 0 0 0 0               |
| 0                        | 0 | 0 | 1 | Palette 1         | 0 0 0 1               |
| 0                        | 0 | 1 | 0 | Palette 2         | 0 0 1 0               |
| 0                        | 0 | 1 | 1 | Palette 3         | 0 0 1 1               |
| 0                        | 1 | 0 | 0 | Palette 4         | 0 1 0 0               |
| 0                        | 1 | 0 | 1 | Palette 5         | 0 1 0 1               |
| 0                        | 1 | 1 | 0 | Palette 6         | 0 1 1 0               |
| 0                        | 1 | 1 | 1 | Palette 7         | 0 1 1 1               |
| 1                        | 0 | 0 | 0 | Palette 8         | 1 0 0 0               |
| 1                        | 0 | 0 | 1 | Palette 9         | 1 0 0 1               |
| 1                        | 0 | 1 | 0 | Palette10         | 1 0 1 0               |
| 1                        | 0 | 1 | 1 | Palette11         | 1 0 1 1               |
| 1                        | 1 | 0 | 0 | Palette12         | 1 1 0 0               |
| 1                        | 1 | 0 | 1 | Palette13         | 1 1 0 1               |
| 1                        | 1 | 1 | 0 | Palette14         | 1 1 1 0               |
| 1                        | 1 | 1 | 1 | Palette15         | 1 1 1 1               |

Gradation palette table (Variable gradation mode, PWM="0", MON="0")

**Table 11** (Palette Aj, Palette Bj, Palette Cj (j=0 to 15))

| Palette value | Gradation level | Gradation palette  | Palette value | Gradation level | Gradation palette   |
|---------------|-----------------|--------------------|---------------|-----------------|---------------------|
| 0 0 0 0       | 0               | Palette 0(default) | 1 0 0 0       | 16/31           |                     |
| 0 0 0 1       | 1/31            |                    | 1 0 0 1       | 17/31           | Palette 0(default)8 |
| 0 0 1 0       | 2/31            |                    | 1 0 1 0       | 18/31           |                     |
| 0 0 1 1       | 3/31            | Palette 1(default) | 1 0 1 1       | 19/31           | Palette 9(default)  |
| 0 0 1 0 0     | 4/31            |                    | 1 0 1 0 0     | 20/31           |                     |
| 0 0 1 0 1     | 5/31            | Palette 2(default) | 1 0 1 0 1     | 21/31           | Palette 10(default) |
| 0 0 1 1 0     | 6/31            |                    | 1 0 1 1 0     | 22/31           |                     |
| 0 0 1 1 1     | 7/31            | Palette 3(default) | 1 0 1 1 1     | 23/31           | Palette 11(default) |
| 0 1 0 0 0     | 8/31            |                    | 1 1 0 0 0     | 24/31           |                     |
| 0 1 0 0 1     | 9/31            | Palette 4(default) | 1 1 0 0 1     | 25/31           | Palette 12(default) |
| 0 1 0 1 0     | 10/31           |                    | 1 1 0 1 0     | 26/31           |                     |
| 0 1 0 1 1     | 11/31           | Palette 5(default) | 1 1 0 1 1     | 27/31           | Palette 13(default) |
| 0 1 1 0 0     | 12/31           |                    | 1 1 1 0 0     | 28/31           |                     |
| 0 1 1 0 1     | 13/31           | Palette 6(default) | 1 1 1 0 1     | 29/31           | Palette 14(default) |
| 0 1 1 1 0     | 14/31           |                    | 1 1 1 1 0     | 30/31           |                     |
| 0 1 1 1 1     | 15/31           | Palette 7(default) | 1 1 1 1 1     | 31/31           | Palette 15(default) |

Gradation palette table (Fixed gradation mode, PWM="1", MON="0")

**Table 12** 8-gradation segment drivers

| (MSB) Display data (LSB) |   |   |   | Gradation level |
|--------------------------|---|---|---|-----------------|
| 0                        | 0 | 0 | * | 0/7             |
| 0                        | 0 | 1 | * | 1/7             |
| 0                        | 1 | 0 | * | 2/7             |
| 0                        | 1 | 1 | * | 3/7             |
| 1                        | 0 | 0 | * | 4/7             |
| 1                        | 0 | 1 | * | 5/7             |
| 1                        | 1 | 0 | * | 6/7             |
| 1                        | 1 | 1 | * | 7/7             |

| (MSB) Display data (LSB) |   |   |   | Gradation level |
|--------------------------|---|---|---|-----------------|
| 0                        | 0 | * | * | 0/7             |
| 0                        | 0 | * | * |                 |
| 0                        | 1 | * | * | 3/7             |
| 0                        | 1 | * | * |                 |
| 1                        | 0 | * | * | 5/7             |
| 1                        | 0 | * | * |                 |
| 1                        | 1 | * | * | 7/7             |
| 1                        | 1 | * | * |                 |

Correspondence between display data and gradation level (B&W mode, MON="1")

**Table 13**

| (MSB) Display data (LSB) |   |   |   | Gradation level |
|--------------------------|---|---|---|-----------------|
| 0                        | * | * | * | 0               |
| 1                        | * | * | * | 1               |

\*:Don't care


## (12) Gradation control and display data

### (12-1) Gradation mode

In the gradation mode, each pixel for RGB corresponds to successive 3 segment drivers, and each segment driver provides 16-gradation PWM output by controlling 4 bit display data of the DDRAM. Accordingly, the LSI can drive up to 128x162 pixels in 4096-color (16-gradation x 16-gradation x 16-gradation = 4-bit x 4-bit x 4-bit).


In addition, the LSI can transfer the display data for the RGB by 16-bit at once or 8-bit two-times. The data assignment between gradation palettes and segment drivers varies in accordance with setting for the "SWAP" and "REF" registers of the "Display control (2)" instruction.

(REF, SWAP)=(0, 0) or (1, 1)



Note) DDRAM column address :  $2n_H, 2n_H+1_H$  (REF="0")  
:  $FE_H-2n_H, FF_H-(2n_H+1_H)$  (REF="1")  
HSW=1;  $00_H$  to  $BF_H$ , C256=1;  $00_H$  to  $7F_H$


(REF, SWAP)=(0, 1) or (1, 0)



Note) DDRAM column address :  $2n_H, 2n_H+1_H$  (REF="0")  
:  $FE_H-2n_H, FF_H-(2n_H+1_H)$  (REF="1")  
HSW=1;  $00_H$  to  $BF_H$ , C256=;  $00_H$  to  $7F_H$


In the 16-bit data bus mode, the data assignments between the gradation palettes and the segment drivers vary in accordance with setting for the "SWAP" and "REF" bit of the "Display control (2)" instruction as well as the assignment in the 8-bit data bus mode.

(REF, SWAP)=(0, 0) or (1, 1)



Note) DDRAM column address :  $n_H$  (REF="0")  
:  $7F_H - n_H$  (REF="1")

(REF, SWAP)=(0, 1) or (1, 0)




Note) DDRAM column address : $n_H$  (REF="0")  
 : $7F_H - n_H$  (REF="1")

## (12-2) B&W mode (MON="1")


In the B&W mode, 3 bits of the MSB data are used in both of the 16-bit and 8-bit data bus modes.

In the 16-bit data bus mode (Similarly 8-bit data bus access)

(REF, SWAP)=(0, 0) or (1, 1)



(REF, SWAP)=(0, 1) or (1, 0)





## (13) Display timing generator

The display-timing generator creates the timing pulses such as the CL, the FLM, the FR and the CLK by dividing the oscillation frequency oscillate an external or internal resistor mode. The each of timing pulses is outputted through the each output terminals by "SON" = 1.

## (14) LCD line clock (CL)

The LCD line clock (CL) is used as a count-up signal for the line counter and a latch signal for the data latch circuit. At the rising edge of the CL signal, the line counter is counted-up and the 384-bit display data, corresponding to this line address, is latched into the data latch circuit. And at the falling edge of the CL signal, this latched data output on the segment drivers. Read out timing of the display data, from DDRAM to the latch circuits is completely independent of the access timing to the MPU. For this reason, the MPU can access to the LSI regardless of an internal operation.

## (15) LCD alternate signal (FR) and LCD synchronous signal (FLM)

The FR and FLM signals are created from the CL signal. The FR signal is used to alternate the crystal polarization on a LCD panel. It is programmed that the FR signal is toggle on every frame in the default setting or once every N lines in the N-line inversion mode. The FLM signal is used to indicate a start line of a new display frame. It presets an initial display line address of the line counter when the FLM signal becomes "1".

## (16) Data latch circuit

The data latch circuit is used temporarily store the display data that will output to the segment drivers. The display data in this circuit is updated in synchronization of the CL signal.

The "All pixels ON/OFF", "Display ON/OFF" and "Reverse display ON/OFF" instructions change the display data in this circuit but do not change the display data of the DDRAM.

LCD Driving waveforms (In the B&W mode, Reverse display OFF, 1/163 duty)




Fig 8

## (17) Common and segment drivers

The LSI includes 384-segment drivers and 162-common drivers. The common drivers generate the LCD driving waveforms composed of the  $V_{LCD}$ ,  $V_1$ ,  $V_4$  and  $V_{SS}$  in accordance with the FR signal and scanning data. The segment drivers generate waveforms composed of the  $V_{LCD}$ ,  $V_2$ ,  $V_3$  and  $V_{SS}$  in accordance with the FR signal and display data.

## (18) Oscillator

The oscillator generates internal clocks for the display timing and the voltage booster. Since the LSI has internal capacitor (C) and resistor (R) for the oscillation, external capacitor and resistor are not usually required. However, in case that an external resistor is used, the resistor is connected between the OSC<sub>1</sub> and OSC<sub>2</sub> terminals. The external resistor becomes enabled by setting "1" to the "CKS" register of "Data bus length" instruction. When the internal oscillator is not used, the external clocks with 50% duty cycle ratio must be input to the OSC<sub>1</sub> terminal.

In addition, the feed back resistor for the oscillation is varied by programming the "Rf" register of the "Frequency control" instruction, so that it is possible to optimize the frame frequency for a LCD panel. Setting examples of the MON (B&W /Gradation) and the PWM (Variable gradation /Fixed gradation) are described, as follows.

### (18-1) Internal oscillation mode (CKS=0)

| Symbol | MON | PWM | Display mode            |
|--------|-----|-----|-------------------------|
| $f_1$  | 0   | 0   | Variable gradation mode |
| $f_2$  | 0   | 1   | Fixed gradation mode    |
| $f_3$  | 1   | *   | B&W mode                |

\*: Don't care

### (18-2) External resistor oscillation mode(CKS=1)

The internal clocks must be adjusted to the same frequency as the one in using the internal oscillation mode, and the "MON" and "PWM" registers must be set as well.

### (18-3) External clock input mode (CKS=1)

The external clocks must be adjusted to the same frequency as the one in using the internal oscillation mode, and the "MON" and "PWM" registers must be set as well.

## (19) Power supply circuits

The internal power supply circuits are composed of the voltage booster, the electrical variable resistor (EVR), the voltage regulator, reference voltage generator and the voltage followers.

The condition of the power supply circuits is arranged by programming the "DCON" and "AMPON" registers on the "Power control" instruction. For this arrangement, some parts of the internal power supply circuits are activated in using an external power supply, as shown in the following table.

**Table 14**

| DCON | AMPON | Voltage booster | Voltage followers<br>Voltage regulator<br>EVR | External voltage                                      | Note |
|------|-------|-----------------|-----------------------------------------------|-------------------------------------------------------|------|
| 0    | 0     | Disable         | Disable                                       | $V_{OUT}$ , $V_{LCD}$ , $V_1$ , $V_2$ , $V_3$ , $V_4$ | 1, 3 |
| 0    | 1     | Disable         | Enable                                        | $V_{OUT}$                                             | 2, 3 |
| 1    | 1     | Enable          | Enable                                        | —                                                     | —    |

Note1) The internal power circuits are not used. The external  $V_{OUT}$  is required and the  $C_{1+}$ ,  $C_{1-}$ ,  $C_{2+}$ ,  $C_{2-}$ ,  $C_{3+}$ ,  $C_{3-}$ ,  $C_{4+}$ ,  $C_{4-}$ ,  $C_{5+}$ ,  $C_{5-}$ ,  $C_{6+}$ ,  $C_{6-}$ ,  $V_{REF}$ ,  $V_{REG}$  and  $V_{EE}$  terminals must be open.

Note2) The internal power circuits except the voltage booster are used. The external  $V_{OUT}$  is required and the  $C_{1+}$ ,  $C_{1-}$ ,  $C_{2+}$ ,  $C_{2-}$ ,  $C_{3+}$ ,  $C_{3-}$ ,  $C_{4+}$ ,  $C_{4-}$ ,  $C_{5+}$ ,  $C_{5-}$ ,  $C_{6+}$ ,  $C_{6-}$  and  $V_{EE}$  terminals must be open. The reference voltage is required to  $V_{REF}$  terminal.


Note3) The relation among the voltages should be maintained as follows.

$$V_{OUT} \geq V_{LCD} \geq V_1 \geq V_2 \geq V_3 \geq V_4 \geq V_{SS}$$

## (20) Voltage booster

The voltage booster generates maximum 7x voltage of the  $V_{EE}$  level. It is programmed so that the boost level is selected out of 1x, 2x, 3x, 4x, 5x, 6x and 7x by the "Boost level select" instruction. The boosted voltage  $V_{OUT}$  must not exceed beyond the value of 18.0V, otherwise the voltage stress may cause a permanent damage to the LSI.

### Boosted voltages



### Capacitor connections for the voltage Booster




Fig 9

## (21) Reference voltage generator

The reference voltage generator is used to produce the reference voltage ( $V_{BA}$ ), which is output from the  $V_{BA}$  terminal and should be input to the  $V_{REF}$  terminal.

$$V_{BA} = V_{EE} \times 0.9$$

## (22) Voltage regulator

The voltage regulator, composed of the gain control circuit and an operational amplifier, and is used to gain the reference voltage ( $V_{REF}$ ) and to create the regulated voltage ( $V_{REG}$ ). The  $V_{REG}$  is used as an input voltage to the EVR circuit, which is programmed by the "VU" register of the "Boost level" instruction.

$$V_{REG} = V_{REF} \times N \quad (N: \text{register value for the boost level})$$

## (23) Electrical variable resister (EVR)

The EVR is variable within 128-step, and is used to fine-tune the LCD driving voltage ( $V_{LCD}$ ) by programming the "DV" register in the "EVR control" instruction, so that it is possible to optimize the contrast level for a LCD panels.

$$V_{LCD} = 0.5 \times V_{REG} + M (V_{REG} - 0.5 \times V_{REG}) / 127 \quad (M: \text{register value for the EVR})$$

## (24) LCD driving voltage generation circuit

LCD driving voltage generation circuit generates the  $V_{LCD}$  voltage levels as  $V_{LCD}$ ,  $V_1$ ,  $V_2$ ,  $V_3$  and  $V_4$  with internal E.V.R and the Bleeder resistors. The bias ratio of the LCD driving voltage is selected out of 1/5, 1/6, 1/7, 1/8, 1/9, 1/10, 1/11 and 1/12.

In using the internal power supply, the capacitors  $CA_2$  must be connected to the  $V_{LCD}$ ,  $V_1$ ,  $V_2$ ,  $V_3$  and  $V_4$  terminals, and the  $CA_2$  value must be determined by the evaluation with actual LCD modules.

In using the internal power supply, the external LCD driving voltages such as the  $V_{LCD}$ ,  $V_1$ ,  $V_2$ ,  $V_3$  and  $V_4$  are supplied and the external power supply circuits must be set to "OFF" by  $DCON = AMPON = "0"$ . In this mode, voltage booster terminals such as  $C_{1+}$ ,  $C_{1-}$ ,  $C_{2+}$ ,  $C_{2-}$ ,  $C_{3+}$ ,  $C_{3-}$ ,  $C_{4+}$ ,  $C_{4-}$ ,  $C_{5+}$ ,  $C_{5-}$ ,  $C_{6+}$ ,  $C_{6-}$ ,  $V_{EE}$ ,  $V_{REF}$  and  $V_{REG}$  must be opened.

In case that the voltage booster is not used but only some parts of internal power supply circuits (Voltage followers, Voltage regulator and EVR) are used, the  $C_{1+}$ ,  $C_{1-}$ ,  $C_{2+}$ ,  $C_{2-}$ ,  $C_{3+}$ ,  $C_{3-}$ ,  $C_{4+}$ ,  $C_{4-}$ ,  $C_{5+}$ ,  $C_{5-}$ ,  $C_{6+}$  and  $C_{6-}$  terminals must be opened. And, the external power supply is input to the  $V_{OUT}$  terminal, and the reference voltage to the  $V_{REF}$  terminal. The capacitor  $CA_3$  must connect to the  $V_{REG}$  terminal for voltage stabilization.

Connections of the capacitors for the voltage boost

Using All of the internal power supply circuits  
(7-time boost)




Fig 10

Using only external power supply circuits





Fig11

Reference values

|                 |              |
|-----------------|--------------|
| CA <sub>1</sub> | 1.0 to 4.7μF |
| CA <sub>2</sub> | 1.0 to 2.2μF |
| CA <sub>3</sub> | 0.1μF        |

- Note1) B grade capacitor is recommended for CA<sub>1</sub>-CA<sub>3</sub>. Testing actual samples with an LCD panel is recommended to decide an optimum value of these capacitors.
- Note2) Parasitic resistance on the power supply lines (V<sub>DD</sub>, V<sub>SS</sub>, V<sub>EE</sub>, V<sub>SSH</sub>, V<sub>OUT</sub>, V<sub>LCD</sub>, V<sub>1</sub>, V<sub>2</sub>, V<sub>3</sub> and V<sub>4</sub>) reduces the step-up efficiency of the voltage booster, and may have an impact on the LSI's operation and display quality. To minimize this impact, use the shortest possible wires and place the capacitors to be as close as possible to the LSI.

Using internal power supply circuit  
Without the reference voltage generator(2)  
(7-time boost)



**Fig 13**

| Reference value |                    |
|-----------------|--------------------|
| $CA_1$          | 1.0 to 4.7 $\mu F$ |
| $CA_2$          | 1.0 to 2.2 $\mu F$ |
| $CA_3$          | 0.1 $\mu F$        |

Note2) Parasitic resistance on the power supply lines ( $V_{DD}$ ,  $V_{SS}$ ,  $V_{EE}$ ,  $V_{SSH}$ ,  $V_{OUT}$ ,  $V_{LCD}$ ,  $V_1$ ,  $V_2$ ,  $V_3$  and  $V_4$ ) reduces the step-up efficiency of the voltage booster, and may have an impact on the LSI's operation and display quality. To minimize this impact, use the shortest possible wires and place the capacitors to be as close as possible to the LSI.

Using internal power supply circuits  
Without the voltage booster




Fig 14

Reference value

|                 |              |
|-----------------|--------------|
| CA <sub>1</sub> | 1.0 to 4.7μF |
| CA <sub>2</sub> | 1.0 to 2.2μF |
| CA <sub>3</sub> | 0.1μF        |

Note1) B grade capacitor is recommended for CA<sub>1</sub>-CA<sub>3</sub>. Testing actual samples with an LCD panel is recommended to decide an optimum value of these capacitors.


Note2) Parasitic resistance on the power supply lines (V<sub>DD</sub>, V<sub>SS</sub>, V<sub>EE</sub>, V<sub>SSH</sub>, V<sub>OUT</sub>, V<sub>LCD</sub>, V<sub>1</sub>, V<sub>2</sub>, V<sub>3</sub> and V<sub>4</sub>) reduces the step-up efficiency of the voltage booster, and may have an impact on the LSI's operation and display quality. To minimize this impact, use the shortest possible wires and place the capacitors to be as close as possible to the LSI.




## (25) Partial display function

The partial display function is used to partially specify some parts of display area on LCD panels. By using this function, LCD modules can work in lower duty cycle ratio, lower LCD bias ratio, lower boost level and lower LCD driving voltage. It is usually used to display a time and calendar, and is also used to optimize the LSI condition in accordance with the display size. It can be programmed to select the duty cycle ratio (1/16, 1/24, 1/32, 1/40, 1/48, 1/56, 1/64, 1/72, 1/80, 1/96, 1/112, 1/128, 1/133, 1/144, 1/160, 1/163 in case "DSE" is "0"), the LCD bias ratio, the boost level and the EVR value by the instructions.

### Partial display image



### Partial display sequence



## (26) Discharge circuit

Discharge circuit is used to discharge the electric charge of the capacitors on the  $V_1$  to  $V_4$  and  $V_{LCD}$  terminals. This circuit is activated by setting "1" to the "DIS" register of the "Discharge" instruction or by setting "RESb" terminal to "0" level. The "Discharge ON/OFF" instruction is usually required just after the internal power supply is turned off by setting "0" into the "DCON" and "AMPON" registers, or just after the external power supply is turned off. During the discharge operation, the internal or external power supply must not be turned on.

## (27) Reset circuit

The reset circuit initializes the LSI into the following default status. It is activated by setting the RESb terminal to "0". The RESb terminal is usually required to connect to the MPU reset terminal in order that the LSI can be initialized at the same timing of the MPU.

### ● Default status

|                            |                                        |
|----------------------------|----------------------------------------|
| 1. DDRAM display data      | :Undefined                             |
| 2. column address          | :(00) <sub>H</sub>                     |
| 3. row address             | :(00) <sub>H</sub>                     |
| 4. Initial display line    | :(0) <sub>H</sub> (1st line)           |
| 5. Display ON/OFF          | :OFF                                   |
| 6. Reverse display ON/OFF  | :OFF (normal)                          |
| 7. Duty cycle ratio        | :1/163 duty (DSE=0)                    |
| 8. N-line Inversion ON/OFF | :OFF                                   |
| 9. COM scan direction      | :COM <sub>0</sub> → COM <sub>161</sub> |
| 10. Increment mode         | :OFF                                   |
| 11. Reverse SEG direction  | :OFF (normal)                          |
| 12. SWAP mode              | :OFF (normal)                          |
| 13. EVR value              | :(0, 0, 0, 0, 0, 0, 0)                 |
| 14. Internal power supply  | :OFF                                   |
| 15. Display mode           | :Gradation display mode                |
| 16. LCD bias ratio         | :1/9 bias                              |
| 17. Gradation Palette 0    | :(0, 0, 0, 0, 0)                       |
| 18. Gradation Palette 1    | :(0, 0, 0, 1, 1)                       |
| 19. Gradation Palette 2    | :(0, 0, 1, 0, 1)                       |
| 20. Gradation Palette 3    | :(0, 0, 1, 1, 1)                       |
| 21. Gradation Palette 4    | :(0, 1, 0, 0, 1)                       |
| 22. Gradation Palette 5    | :(0, 1, 0, 1, 1)                       |
| 23. Gradation Palette 6    | :(0, 1, 1, 0, 1)                       |
| 24. Gradation Palette 7    | :(0, 1, 1, 1, 1)                       |
| 25. Gradation Palette 8    | :(1, 0, 0, 0, 1)                       |
| 26. Gradation Palette 9    | :(1, 0, 0, 1, 1)                       |
| 27. Gradation Palette 10   | :(1, 0, 1, 0, 1)                       |
| 28. Gradation Palette 11   | :(1, 0, 1, 1, 1)                       |
| 29. Gradation Palette 12   | :(1, 1, 0, 0, 1)                       |
| 30. Gradation Palette 13   | :(1, 1, 0, 1, 1)                       |
| 31. Gradation Palette 14   | :(1, 1, 1, 0, 1)                       |
| 32. Gradation Palette 15   | :(1, 1, 1, 1, 1)                       |
| 33. Gradation mode control | :Variable gradation mode               |
| 34. Data bus length        | :8-bit data bus length                 |
| 35. Discharge circuit      | :OFF                                   |

## (28) Power supply ON/OFF sequences

The following paragraphs describe power supply ON/OFF sequences, which are to protect the LSI from over current.

### (28-1) Using an external power supply

- Power supply ON sequence

Logic voltage ( $V_{DD}$ ) must be always input first, and next the LCD driving voltages ( $V_1$  to  $V_4$  and  $V_{LCD}$ ) are turned on. In using the external  $V_{OUT}$ , the  $V_{DD}$  must be input first, next the reset operation must be performed, and finally the  $V_{OUT}$  can be input.

- Power supply OFF sequence

Either the reset operation, cutting off the  $V_1$  to  $V_4$  and  $V_{LCD}$  from the LSI by the RESb terminal or the "Power control" instruction must be performed first, and next the  $V_{DD}$  is turned off. It is recommended that a series-resistor between 50  $\Omega$  and 100  $\Omega$  is added on the  $V_{LCD}$  line (or  $V_{OUT}$  line in using only the external  $V_{OUT}$  voltage) in order to protect the LSI from the over current.

### (28-2) Using the internal power supply circuits

- Power supply ON sequence


The  $V_{DD}$  must be input first, next the reset operation must be performed, and finally the  $V_1$  to  $V_4$  and  $V_{LCD}$  can be turned on by setting "1" to the "DCON" and "AMPON" registers of the "Power control" instruction.

- Power supply OFF sequence


Either the reset operation by the RESb terminal or the "Power control" instruction must be performed first, and next the input voltage for the voltage booster ( $V_{EE}$ ) and the  $V_{DD}$  can be turned off. If the  $V_{EE}$  is supplied from different power sources for  $V_{DD}$ , the  $V_{EE}$  is turned off first, and next the  $V_{DD}$  is turned off.

## (29) Referential instruction sequences


### (29-1) Initialization in using the internal power supply circuits



### (29-2) Display data writing



## (29-3) Power OFF



## (30) Instruction table

**Instruction Table (1)**

| Instructions                                      | Code (80 series MPU I/F) |    |     |     |                 |                 |                 | Code           |                |                |                |                  |                 |                 |                 | Functions                                                                                                                                               |
|---------------------------------------------------|--------------------------|----|-----|-----|-----------------|-----------------|-----------------|----------------|----------------|----------------|----------------|------------------|-----------------|-----------------|-----------------|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|                                                   | CSb                      | RS | RDb | WRb | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> | D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub>   | D <sub>2</sub>  | D <sub>1</sub>  | D <sub>0</sub>  |                                                                                                                                                         |
| Display data write                                | 0                        | 0  | 1   | 0   | 0/1             | 0/1             | 0/1             | Write Data     |                |                |                |                  |                 |                 |                 | Write display data to DDRAM                                                                                                                             |
| Display data read                                 | 0                        | 0  | 0   | 1   | 0/1             | 0/1             | 0/1             | Read Data      |                |                |                |                  |                 |                 |                 | Read display data from DDRAM                                                                                                                            |
| column address<br>(Lower) [0 <sub>H</sub> ]       | 0                        | 1  | 1   | 0   | 0               | 0               | 0               | 0              | 0              | 0              | 0              | AX3              | AX2             | AX1             | AX0             | DDRAM column address                                                                                                                                    |
| column address<br>(Upper) [1 <sub>H</sub> ]       | 0                        | 1  | 1   | 0   | 0               | 0               | 0               | 0              | 0              | 0              | 1              | AX7              | AX6             | AX5             | AX4             | DDRAM column address                                                                                                                                    |
| row address<br>(Lower) [2 <sub>H</sub> ]          | 0                        | 1  | 1   | 0   | 0               | 0               | 0               | 0              | 0              | 1              | 0              | AY3              | AY2             | AY1             | AY0             | DDRAM row address                                                                                                                                       |
| row address<br>(Upper) [3 <sub>H</sub> ]          | 0                        | 1  | 1   | 0   | 0               | 0               | 0               | 0              | 0              | 1              | 1              | AY7              | AY6             | AY5             | AY4             | DDRAM row address                                                                                                                                       |
| Initial display line<br>(Lower) [4 <sub>H</sub> ] | 0                        | 1  | 1   | 0   | 0               | 0               | 0               | 0              | 1              | 0              | 0              | LA3              | LA2             | LA1             | LA0             | Row address for an initial COM line<br>(Scan start line)                                                                                                |
| Initial display line<br>(Upper) [5 <sub>H</sub> ] | 0                        | 1  | 1   | 0   | 0               | 0               | 0               | 0              | 1              | 0              | 1              | LA7              | LA6             | LA5             | LA4             | Row address for an initial COM line<br>(Scan start line)                                                                                                |
| N-line inversion<br>(Lower) [6 <sub>H</sub> ]     | 0                        | 1  | 1   | 0   | 0               | 0               | 0               | 0              | 1              | 1              | 0              | N3               | N2              | N1              | N0              | The number of N-line inversion                                                                                                                          |
| N-line inversion<br>(Upper) [7 <sub>H</sub> ]     | 0                        | 1  | 1   | 0   | 0               | 0               | 0               | 0              | 1              | 1              | 1              | N7               | N6              | N5              | N4              | The number of N-line inversion                                                                                                                          |
| Display control (1)<br>[8 <sub>H</sub> ]          | 0                        | 1  | 1   | 0   | 0               | 0               | 0               | 1              | 0              | 0              | 0              | SHIFT            | MON             | ALL<br>ON       | ON/<br>OFF      | SHIFT: Common direction<br>MON: Gradation or B/W display mode<br>ALLON: All pixels ON/OFF<br>ON/OFF: Display ON/OFF                                     |
| Display control (2)<br>[9 <sub>H</sub> ]          | 0                        | 1  | 1   | 0   | 0               | 0               | 0               | 1              | 0              | 0              | 1              | REV              | NLIN            | SWAP            | REF             | REV: Reverse display ON/OFF<br>NLIN: N-line inversion ON/OFF,<br>SWAP: SWAP mode ON/OFF<br>REF: Segment direction                                       |
| Increment control<br>[A <sub>H</sub> ]            | 0                        | 1  | 1   | 0   | 0               | 0               | 0               | 1              | 0              | 1              | 0              | WIN              | AIM             | AYI             | AXI             | WIN: Window addressing mode ON/OFF<br>AIM: Read-modify-write ON/OFF<br>AYI: Row auto-increment mode ON/OFF<br>AXI: Column auto-increment mode<br>ON/OFF |
| Power control<br>[B <sub>H</sub> ]                | 0                        | 1  | 1   | 0   | 0               | 0               | 0               | 1              | 0              | 1              | 1              | AMP<br>ON        | HALT            | DC<br>ON        | ACL             | AMPON: Voltage followers ON/OFF<br>HALT: Power save ON/OFF<br>DCON: Voltage booster ON/OFF<br>ACL: Reset                                                |
| Duty cycle ratio<br>[C <sub>H</sub> ]             | 0                        | 1  | 1   | 0   | 0               | 0               | 0               | 1              | 1              | 0              | 0              | DS3              | DS2             | DS1             | DS0             | Sets LCD duty cycle ratio                                                                                                                               |
| Boost level<br>[D <sub>H</sub> ]                  | 0                        | 1  | 1   | 0   | 0               | 0               | 0               | 1              | 1              | 0              | 1              | *                | VU2             | VU1             | VU0             | Sets boost level                                                                                                                                        |
| LCD bias ratio<br>[E <sub>H</sub> ]               | 0                        | 1  | 1   | 0   | 0               | 0               | 0               | 1              | 1              | 1              | 0              | *                | B2              | B1              | B0              | Sets LCD bias ratio                                                                                                                                     |
| RE register<br>[F <sub>H</sub> ]                  | 0                        | 1  | 1   | 0   | 0/1             | 0/1             | 0/1             | 1              | 1              | 1              | 1              | TST <sub>0</sub> | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> | RE flag set                                                                                                                                             |

Note 1) \* : Don't care.

Note 2) [N<sub>H</sub>] : Address of instruction register

Note 3) The dual instructions including upper and lower bytes is enabled after either upper or lower bytes are set into the register. The only "EVR control" instruction is enabled after both of the upper and lower bytes are set.

Instruction Table (2)

| Instructions                                          | Code (80 series MPU I/F) |    |     |     |                 |                 |                 | Code           |                |                |                |                  |                 |                 |                 | Functions                                                      |
|-------------------------------------------------------|--------------------------|----|-----|-----|-----------------|-----------------|-----------------|----------------|----------------|----------------|----------------|------------------|-----------------|-----------------|-----------------|----------------------------------------------------------------|
|                                                       | CSb                      | RS | RDb | WRb | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> | D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub>   | D <sub>2</sub>  | D <sub>1</sub>  | D <sub>0</sub>  |                                                                |
| Gradation palette A0/A8<br>(Lower) [0 <sub>H</sub> ]  | 0                        | 1  | 1   | 0   | 0               | 0               | 1               | 0              | 0              | 0              | 0              | PA03/<br>PA83    | PA02/<br>PA82   | PA01/<br>PA81   | PA00/<br>PA80   | Sets palette values to gradation<br>palette A0(PS=0)/A8(PS=1)  |
| Gradation palette A0/A8<br>(Upper) [1 <sub>H</sub> ]  | 0                        | 1  | 1   | 0   | 0               | 0               | 1               | 0              | 0              | 0              | 1              | *                | *               | *               | PA04/<br>PA84   | Sets palette values to gradation<br>palette A0(PS=0)/A8(PS=1)  |
| Gradation palette A1/A9<br>(Lower) [2 <sub>H</sub> ]  | 0                        | 1  | 1   | 0   | 0               | 0               | 1               | 0              | 0              | 1              | 0              | PA13/<br>PA93    | PA12/<br>PA92   | PA11/<br>PA91   | PA10/<br>PA90   | Sets palette values to gradation<br>palette A1(PS=0)/A9(PS=1)  |
| Gradation palette A1/A9<br>(Upper) [3 <sub>H</sub> ]  | 0                        | 1  | 1   | 0   | 0               | 0               | 1               | 0              | 0              | 1              | 1              | *                | *               | *               | PA14/<br>PA94   | Sets palette values to gradation<br>palette A1(PS=0)/A9(PS=1)  |
| Gradation palette A2/A10<br>(Lower) [4 <sub>H</sub> ] | 0                        | 1  | 1   | 0   | 0               | 0               | 1               | 0              | 1              | 0              | 0              | PA23/<br>PA103   | PA22/<br>PA102  | PA21/<br>PA101  | PA20/<br>PA100  | Sets palette values to gradation<br>palette A2(PS=0)/A10(PS=1) |
| Gradation palette A2/A10<br>(Upper) [5 <sub>H</sub> ] | 0                        | 1  | 1   | 0   | 0               | 0               | 1               | 0              | 1              | 0              | 1              | *                | *               | *               | PA24/<br>PA104  | Sets palette values to gradation<br>palette A2(PS=0)/A10(PS=1) |
| Gradation palette A3/A11<br>(Lower) [6 <sub>H</sub> ] | 0                        | 1  | 1   | 0   | 0               | 0               | 1               | 0              | 1              | 1              | 0              | PA33/<br>PA113   | PA32/<br>PA112  | PA31/<br>PA111  | PA30/<br>PA110  | Sets palette values to gradation<br>palette A3(PS=0)/A11(PS=1) |
| Gradation palette A3/A11<br>(Upper) [7 <sub>H</sub> ] | 0                        | 1  | 1   | 0   | 0               | 0               | 1               | 0              | 1              | 1              | 1              | *                | *               | *               | PA34/<br>PA114  | Sets palette values to gradation<br>palette A3(PS=0)/A11(PS=1) |
| Gradation palette A4/A12<br>(Lower) [8 <sub>H</sub> ] | 0                        | 1  | 1   | 0   | 0               | 0               | 1               | 1              | 0              | 0              | 0              | PA43/<br>PA123   | PA42/<br>PA122  | PA41/<br>PA121  | PA40/<br>PA120  | Sets palette values to gradation<br>palette A4(PS=0)/A12(PS=1) |
| Gradation palette A4/A12<br>(Upper) [9 <sub>H</sub> ] | 0                        | 1  | 1   | 0   | 0               | 0               | 1               | 1              | 0              | 0              | 1              | *                | *               | *               | PA44/<br>PA124  | Sets palette values to gradation<br>palette A4(PS=0)/A12(PS=1) |
| Gradation palette A5/A13<br>(Lower) [A <sub>H</sub> ] | 0                        | 1  | 1   | 0   | 0               | 0               | 1               | 1              | 0              | 1              | 0              | PA53/<br>PA133   | PA52/<br>PA132  | PA51/<br>PA131  | PA50/<br>PA130  | Sets palette values to gradation<br>palette A5(PS=0)/A13(PS=1) |
| Gradation palette A5/A13<br>(Upper) [B <sub>H</sub> ] | 0                        | 1  | 1   | 0   | 0               | 0               | 1               | 1              | 0              | 1              | 1              | *                | *               | *               | PA54/<br>PA134  | Sets palette values to gradation<br>palette A5(PS=0)/A13(PS=1) |
| Gradation palette A6/A14<br>(Lower) [C <sub>H</sub> ] | 0                        | 1  | 1   | 0   | 0               | 0               | 1               | 1              | 1              | 0              | 0              | PA63/<br>PA143   | PA62/<br>PA142  | PA61/<br>PA141  | PA60/<br>PA140  | Sets palette values to gradation<br>palette A6(PS=0)/A14(PS=1) |
| Gradation palette A6/A14<br>(Upper) [D <sub>H</sub> ] | 0                        | 1  | 1   | 0   | 0               | 0               | 1               | 1              | 1              | 0              | 1              | *                | *               | *               | PA64/<br>PA144  | Sets palette values to gradation<br>palette A6(PS=0)/A14(PS=1) |
| RE register<br>[F <sub>H</sub> ]                      | 0                        | 1  | 1   | 0   | 0/1             | 0/1             | 0/1             | 1              | 1              | 1              | 1              | TST <sub>0</sub> | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> | RE flag set                                                    |

Note 1) \* : Don't care.

Note 2) [ N<sub>H</sub> ] : Address of instruction register

Note 3) The dual instructions including upper and lower bytes is enabled after either upper or lower bytes are set into the register. The only "EVR control" instruction is enabled after both of the upper and lower bytes are set.

Instruction Table (3)

| Instructions                                          | Code (80 series MPU I/F) |    |     |     |                 |                 |                 | Code           |                |                |                |                  |                 |                 |                 | Functions                                                      |
|-------------------------------------------------------|--------------------------|----|-----|-----|-----------------|-----------------|-----------------|----------------|----------------|----------------|----------------|------------------|-----------------|-----------------|-----------------|----------------------------------------------------------------|
|                                                       | CSb                      | RS | RDb | WRb | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> | D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub>   | D <sub>2</sub>  | D <sub>1</sub>  | D <sub>0</sub>  |                                                                |
| Gradation palette A7/A15<br>(Lower) [0 <sub>H</sub> ] | 0                        | 1  | 1   | 0   | 0               | 1               | 0               | 0              | 0              | 0              | 0              | PA73/<br>PA153   | PA72/<br>PA152  | PA71/<br>PA151  | PA70/<br>PA150  | Sets palette values to gradation<br>palette A7(PS=0)/A15(PS=1) |
| Gradation palette A7/A15<br>(Upper) [1 <sub>H</sub> ] | 0                        | 1  | 1   | 0   | 0               | 1               | 0               | 0              | 0              | 0              | 1              | *                | *               | *               | PA74/<br>PA154  | Sets palette values to gradation<br>palette A7(PS=0)/A15(PS=1) |
| Gradation palette B0/B8<br>(Lower) [2 <sub>H</sub> ]  | 0                        | 1  | 1   | 0   | 0               | 1               | 0               | 0              | 0              | 1              | 0              | PB03/<br>PB83    | PB02/<br>PB82   | PB01/<br>PB81   | PB00/<br>PB80   | Sets palette values to gradation<br>palette B0(PS=0)/B8(PS=1)  |
| Gradation palette B0/B8<br>(Upper) [3 <sub>H</sub> ]  | 0                        | 1  | 1   | 0   | 0               | 1               | 0               | 0              | 0              | 1              | 1              | *                | *               | *               | PB04/<br>PB84   | Sets palette values to gradation<br>palette B0(PS=0)/B8(PS=1)  |
| Gradation palette B1/B9<br>(Lower) [4 <sub>H</sub> ]  | 0                        | 1  | 1   | 0   | 0               | 1               | 0               | 0              | 1              | 0              | 0              | PB13/<br>PB93    | PB12/<br>PB92   | PB11/<br>PB91   | PB10/<br>PB90   | Sets palette values to gradation<br>palette B1(PS=0)/B9(PS=1)  |
| Gradation palette B1/B9<br>(Upper) [5 <sub>H</sub> ]  | 0                        | 1  | 1   | 0   | 0               | 1               | 0               | 0              | 1              | 0              | 1              | *                | *               | *               | PB14/<br>PB94   | Sets palette values to gradation<br>palette B1(PS=0)/B9(PS=1)  |
| Gradation palette B2/B10<br>(Lower) [6 <sub>H</sub> ] | 0                        | 1  | 1   | 0   | 0               | 1               | 0               | 0              | 1              | 1              | 0              | PB23/<br>PB103   | PB22/<br>PB102  | PB21/<br>PB101  | PB20/<br>PB100  | Sets palette values to gradation<br>palette B2(PS=0)/B10(PS=1) |
| Gradation palette B2/B10<br>(Upper) [7 <sub>H</sub> ] | 0                        | 1  | 1   | 0   | 0               | 1               | 0               | 0              | 1              | 1              | 1              | *                | *               | *               | PB24/<br>PB104  | Sets palette values to gradation<br>palette B2(PS=0)/B10(PS=1) |
| Gradation palette B3/B11<br>(Lower) [8 <sub>H</sub> ] | 0                        | 1  | 1   | 0   | 0               | 1               | 0               | 1              | 0              | 0              | 0              | PB33/<br>PB113   | PB32/<br>PB112  | PB31/<br>PB111  | PB30/<br>PB110  | Sets palette values to gradation<br>palette B3(PS=0)/B11(PS=1) |
| Gradation palette B3/B11<br>(Upper) [9 <sub>H</sub> ] | 0                        | 1  | 1   | 0   | 0               | 1               | 0               | 1              | 0              | 0              | 1              | *                | *               | *               | PB34/<br>PB114  | Sets palette values to gradation<br>palette B3(PS=0)/B11(PS=1) |
| Gradation palette B4/B12<br>(Lower) [A <sub>H</sub> ] | 0                        | 1  | 1   | 0   | 0               | 1               | 0               | 1              | 0              | 1              | 0              | PB43/<br>PB123   | PB42/<br>PB122  | PB41/<br>PB121  | PB40/<br>PB120  | Sets palette values to gradation<br>palette B4(PS=0)/B12(PS=1) |
| Gradation palette B4/B12<br>(Upper) [B <sub>H</sub> ] | 0                        | 1  | 1   | 0   | 0               | 1               | 0               | 1              | 0              | 1              | 1              | *                | *               | *               | PB44/<br>PB124  | Sets palette values to gradation<br>palette B4(PS=0)/B12(PS=1) |
| Gradation palette B5/B13<br>(Lower) [C <sub>H</sub> ] | 0                        | 1  | 1   | 0   | 0               | 1               | 0               | 1              | 1              | 0              | 0              | PB53/<br>PB133   | PB52/<br>PB132  | PB51/<br>PB131  | PB50/<br>PB130  | Sets palette values to gradation<br>palette B5(PS=0)/B13(PS=1) |
| Gradation palette B5/B13<br>(Upper) [D <sub>H</sub> ] | 0                        | 1  | 1   | 0   | 0               | 1               | 0               | 1              | 1              | 0              | 1              | *                | *               | *               | PB54/<br>PB134  | Sets palette values to gradation<br>palette B5(PS=0)/B13(PS=1) |
| RE register<br>[F <sub>H</sub> ]                      | 0                        | 1  | 1   | 0   | 0/1             | 0/1             | 0/1             | 1              | 1              | 1              | 1              | TST <sub>0</sub> | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> | RE flag set                                                    |

Note 1) \* : Don't care.

Note 2) [N<sub>H</sub>] : Address of instruction register

Note 3) The dual instructions including upper and lower bytes is enabled after either upper or lower bytes are set into the register. The only "EVR control" instruction is enabled after both of the upper and lower bytes are set.



Instruction Table (4)

| Instructions                                          | Code (80 series MPU I/F) |    |     |     |                 |                 |                 | Code           |                |                |                |                  |                 |                 |                 | Functions                                                      |
|-------------------------------------------------------|--------------------------|----|-----|-----|-----------------|-----------------|-----------------|----------------|----------------|----------------|----------------|------------------|-----------------|-----------------|-----------------|----------------------------------------------------------------|
|                                                       | CSb                      | RS | RDb | WRb | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> | D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub>   | D <sub>2</sub>  | D <sub>1</sub>  | D <sub>0</sub>  |                                                                |
| Gradation palette B6/B14<br>(Lower) [0 <sub>H</sub> ] | 0                        | 1  | 1   | 0   | 0               | 1               | 1               | 0              | 0              | 0              | 0              | PB63/<br>PB143   | PB62/<br>PB142  | PB61/<br>PB141  | PB60/<br>PB140  | Sets palette values to gradation<br>palette B6(PS=0)/B14(PS=1) |
| Gradation palette B6/B14<br>(Upper) [1 <sub>H</sub> ] | 0                        | 1  | 1   | 0   | 0               | 1               | 1               | 0              | 0              | 0              | 1              | *                | *               | *               | PB64/<br>PB144  | Sets palette values to gradation<br>palette B6(PS=0)/B14(PS=1) |
| Gradation palette B7/B15<br>(Lower) [2 <sub>H</sub> ] | 0                        | 1  | 1   | 0   | 0               | 1               | 1               | 0              | 0              | 1              | 0              | PB73/<br>PB153   | PB72/<br>PB152  | PB71/<br>PB151  | PB70/<br>PB150  | Sets palette values to gradation<br>palette B7(PS=0)/B15(PS=1) |
| Gradation palette B7/B15<br>(Upper) [3 <sub>H</sub> ] | 0                        | 1  | 1   | 0   | 0               | 1               | 1               | 0              | 0              | 1              | 1              | *                | *               | *               | PB74/<br>PB154  | Sets palette values to gradation<br>palette B7(PS=0)/B15(PS=1) |
| Gradation palette C0/C8<br>(Lower) [4 <sub>H</sub> ]  | 0                        | 1  | 1   | 0   | 0               | 1               | 1               | 0              | 1              | 0              | 0              | PC03/<br>PC83    | PC02/<br>PC82   | PC01/<br>PC81   | PC00/<br>PC80   | Sets palette values to gradation<br>palette C0(PS=0)/C8(PS=1)  |
| Gradation palette C0/C8<br>(Upper) [5 <sub>H</sub> ]  | 0                        | 1  | 1   | 0   | 0               | 1               | 1               | 0              | 1              | 0              | 1              | *                | *               | *               | PC04/<br>PC84   | Sets palette values to gradation<br>palette C0(PS=0)/C8(PS=1)  |
| Gradation palette C1/C9<br>(Lower) [6 <sub>H</sub> ]  | 0                        | 1  | 1   | 0   | 0               | 1               | 1               | 0              | 1              | 1              | 0              | PC13/<br>PC93    | PC12/<br>PC92   | PC11/<br>PC91   | PC10/<br>PC90   | Sets palette values to gradation<br>palette C1(PS=0)/C9(PS=1)  |
| Gradation palette C1/C9<br>(Upper) [7 <sub>H</sub> ]  | 0                        | 1  | 1   | 0   | 0               | 1               | 1               | 0              | 1              | 1              | 1              | *                | *               | *               | PC14/<br>PC94   | Sets palette values to gradation<br>palette C1(PS=0)/C9(PS=1)  |
| Gradation palette C2/C10<br>(Lower) [8 <sub>H</sub> ] | 0                        | 1  | 1   | 0   | 0               | 1               | 1               | 1              | 0              | 0              | 0              | PC23/<br>PC103   | PC22/<br>PC102  | PC21/<br>PC101  | PC20/<br>PC100  | Sets palette values to gradation<br>palette C2(PS=0)/C10(PS=1) |
| Gradation palette C2/C10<br>(Upper) [9 <sub>H</sub> ] | 0                        | 1  | 1   | 0   | 0               | 1               | 1               | 1              | 0              | 0              | 1              | *                | *               | *               | PC24/<br>PC104  | Sets palette values to gradation<br>palette C2(PS=0)/C10(PS=1) |
| Gradation palette C3/C11<br>(Lower) [A <sub>H</sub> ] | 0                        | 1  | 1   | 0   | 0               | 1               | 1               | 1              | 0              | 1              | 0              | PC33/<br>PC113   | PC32/<br>PC112  | PC31/<br>PC111  | PC30/<br>PC110  | Sets palette values to gradation<br>palette C3(PS=0)/C11(PS=1) |
| Gradation palette C3/C11<br>(Upper) [B <sub>H</sub> ] | 0                        | 1  | 1   | 0   | 0               | 1               | 1               | 1              | 0              | 1              | 1              | *                | *               | *               | PC34/<br>PC114  | Sets palette values to gradation<br>palette C3(PS=0)/C11(PS=1) |
| Gradation palette C4/C12<br>(Lower) [C <sub>H</sub> ] | 0                        | 1  | 1   | 0   | 0               | 1               | 1               | 1              | 1              | 0              | 0              | PC43/<br>PC123   | PC42/<br>PC122  | PC41/<br>PC121  | PC40/<br>PC120  | Sets palette values to gradation<br>palette C4(PS=0)/C12(PS=1) |
| Gradation palette C4/C12<br>(Upper) [D <sub>H</sub> ] | 0                        | 1  | 1   | 0   | 0               | 1               | 1               | 1              | 1              | 0              | 1              | *                | *               | *               | PC44/<br>PC124  | Sets palette values to gradation<br>palette C4(PS=0)/C12(PS=1) |
| RE register<br>[F <sub>H</sub> ]                      | 0                        | 1  | 1   | 0   | 0/1             | 0/1             | 0/1             | 1              | 1              | 1              | 1              | TST <sub>0</sub> | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> | RE flag set                                                    |

Note 1) \* : Don't care.

Note 2) [N<sub>H</sub>] : Address of instruction register

Note 3) The dual instructions including upper and lower bytes is enabled after either upper or lower bytes are set into the register. The only "EVR control" instruction is enabled after both of the upper and lower bytes are set.

Instruction Table (5)

| Instructions                                             | Code (80 series MPU I/F) |    |     |     |                 |                 |                 | Code           |                |                |                |                  |                 |                 |                 | Functions                                                                                                                   |
|----------------------------------------------------------|--------------------------|----|-----|-----|-----------------|-----------------|-----------------|----------------|----------------|----------------|----------------|------------------|-----------------|-----------------|-----------------|-----------------------------------------------------------------------------------------------------------------------------|
|                                                          | CSb                      | RS | RDb | WRb | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> | D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub>   | D <sub>2</sub>  | D <sub>1</sub>  | D <sub>0</sub>  |                                                                                                                             |
| Gradation palette C5/C13 (Lower) [0 <sub>H</sub> ]       | 0                        | 1  | 1   | 0   | 1               | 0               | 0               | 0              | 0              | 0              | 0              | PC53/<br>PC133   | PC52/<br>PC132  | PC51/<br>PC131  | PC50/<br>PC130  | Sets palette values to gradation palette C5(PS=0)/C13(PS=1)                                                                 |
| Gradation palette C5/C13 (Upper) [1 <sub>H</sub> ]       | 0                        | 1  | 1   | 0   | 1               | 0               | 0               | 0              | 0              | 0              | 1              | *                | *               | *               | PC54/<br>PC134  | Sets palette values to gradation palette C5(PS=0)/C13(PS=1)                                                                 |
| Gradation palette C6/C14 (Lower) [2 <sub>H</sub> ]       | 0                        | 1  | 1   | 0   | 1               | 0               | 0               | 0              | 0              | 1              | 0              | PC63/<br>PC143   | PC62/<br>PC142  | PC61/<br>PC141  | PC60/<br>PC140  | Sets palette values to gradation palette C6(PS=0)/C14(PS=1)                                                                 |
| Gradation palette C6/C14 (Upper) [3 <sub>H</sub> ]       | 0                        | 1  | 1   | 0   | 1               | 0               | 0               | 0              | 0              | 1              | 1              | *                | *               | *               | PC64/<br>PC154  | Sets palette values to gradation palette C6(PS=0)/C14(PS=1)                                                                 |
| Gradation palette C7/C15 (Lower) [4 <sub>H</sub> ]       | 0                        | 1  | 1   | 0   | 1               | 0               | 0               | 0              | 1              | 0              | 0              | PC73/<br>PC153   | PC72/<br>PC152  | PC71/<br>PC151  | PC70/<br>PC150  | Sets palette values to gradation palette C7(PS=0)/C15(PS=1)                                                                 |
| Gradation palette C7/C15 (Upper) [5 <sub>H</sub> ]       | 0                        | 1  | 1   | 0   | 1               | 0               | 0               | 0              | 1              | 0              | 1              | *                | *               | *               | PC74/<br>PC154  | Sets palette values to gradation palette C7(PS=0)/C15(PS=1)                                                                 |
| Initial COM line [6 <sub>H</sub> ]                       | 0                        | 1  | 1   | 0   | 1               | 0               | 0               | 0              | 1              | 1              | 0              | SC3              | SC2             | SC1             | SC0             | Sets scan-starting common driver                                                                                            |
| Display control Signal/<br>Duty Select [7 <sub>H</sub> ] | 0                        | 1  | 1   | 0   | 1               | 0               | 0               | 0              | 1              | 1              | 1              | *                | *               | DSE             | SON             | SON : Display clock ON/OFF<br>DSE : Duty-1 ON/OFF                                                                           |
| Gradation mode control [8 <sub>H</sub> ]                 | 0                        | 1  | 1   | 0   | 1               | 0               | 0               | 1              | 0              | 0              | 0              | PWM              | C256            | FDC1            | FDC2            | PWM : Variable/Fixed gradation mode<br>C256 : 256-Color Mode ON/OFF<br>FDC : Boost Clock                                    |
| Data bus length [9 <sub>H</sub> ]                        | 0                        | 1  | 1   | 0   | 1               | 0               | 0               | 1              | 0              | 0              | 1              | HSW              | ABS             | CKS             | WLS             | HSW : High speed access ON/OFF<br>ABS : ABS mode ON/OFF<br>CKS : Internal/external oscillation<br>WLS : Display data Length |
| EVR control (Lower) [A <sub>H</sub> ]                    | 0                        | 1  | 1   | 0   | 1               | 0               | 0               | 1              | 0              | 1              | 0              | DV3              | DV2             | DV1             | DV0             | Sets EVR level (Lower bit)                                                                                                  |
| EVR control (Upper) [B <sub>H</sub> ]                    | 0                        | 1  | 1   | 0   | 1               | 0               | 0               | 1              | 0              | 1              | 1              | *                | DV6             | DV5             | DV4             | Sets EVR level (Upper bit)                                                                                                  |
| Frequency control [D <sub>H</sub> ]                      | 0                        | 1  | 1   | 0   | 1               | 0               | 0               | 1              | 1              | 0              | 1              | *                | RF2             | RF1             | RF0             | Oscillation frequency                                                                                                       |
| Discharge ON/OFF [E <sub>H</sub> ]                       | 0                        | 1  | 1   | 0   | 1               | 0               | 0               | 1              | 1              | 1              | 0              | *                | *               | *               | DIS             | Discharge the electric charge in capacitors on V <sub>1</sub> to V <sub>4</sub> and V <sub>LCD</sub>                        |
| RE register [F <sub>H</sub> ]                            | 0                        | 1  | 1   | 0   | 0/1             | 0/1             | 0/1             | 1              | 1              | 1              | 1              | TST <sub>0</sub> | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> | RE flag                                                                                                                     |
| Instruction register address [C <sub>H</sub> ]           | 0                        | 1  | 1   | 0   | 1               | 0               | 0               | 1              | 1              | 0              | 0              | Reading address  |                 |                 |                 | Sets instruction register address                                                                                           |
| Instruction register read                                | 0                        | 1  | 0   | 1   | 0/1             | 0/1             | 0/1             | *              | *              | *              | *              | Read Data        |                 |                 |                 | Read out instruction register data                                                                                          |

Note 1) \* : Don't care.

Note 2) [N<sub>H</sub>] : Address of instruction register

Note 3) The dual instructions including upper and lower bytes is enabled after either upper or lower bytes are set into the register. The only "EVR control" instruction is enabled after both of the upper and lower bytes are set.

Note 4) CKS=0: Internal oscillation mode (default)

CKS=1: External oscillation mode

**Instruction Table (6)**

| Instructions                                        | Code (80 series MPU I/F) |    |     |     |                 |                 |                 | Code           |                |                |                |                  |                 |                 |                 | Functions                                                     |
|-----------------------------------------------------|--------------------------|----|-----|-----|-----------------|-----------------|-----------------|----------------|----------------|----------------|----------------|------------------|-----------------|-----------------|-----------------|---------------------------------------------------------------|
|                                                     | CSb                      | RS | RDb | WRb | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> | D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub>   | D <sub>2</sub>  | D <sub>1</sub>  | D <sub>0</sub>  |                                                               |
| Window end column address (Lower) [0 <sub>H</sub> ] | 0                        | 1  | 1   | 0   | 1               | 0               | 1               | 0              | 0              | 0              | 0              | EX3              | EX2             | EX1             | EX0             | Sets column address for end point                             |
| Window end column address (Upper) [1 <sub>H</sub> ] | 0                        | 1  | 1   | 0   | 1               | 0               | 1               | 0              | 0              | 0              | 1              | EX7              | EX6             | EX5             | EX4             | Sets column address for end point                             |
| Window end row address (Lower) [2 <sub>H</sub> ]    | 0                        | 1  | 1   | 0   | 1               | 0               | 1               | 0              | 0              | 1              | 0              | EY3              | EY2             | EY1             | EY0             | Sets row address for end point                                |
| Window end row address (Upper) [3 <sub>H</sub> ]    | 0                        | 1  | 1   | 0   | 1               | 0               | 1               | 0              | 0              | 1              | 1              | EY7              | EY6             | EY5             | EY4             | Sets row address for end point                                |
| Initial reverse line (Lower) [4 <sub>H</sub> ]      | 0                        | 1  | 1   | 0   | 1               | 0               | 1               | 0              | 1              | 0              | 0              | LS3              | LS2             | LS1             | LS0             | Sets address for reverse line                                 |
| Initial reverse line (Upper) [5 <sub>H</sub> ]      | 0                        | 1  | 1   | 0   | 1               | 0               | 1               | 0              | 1              | 0              | 1              | LS7              | LS6             | LS5             | LS4             | Sets address for reverse line                                 |
| Last reverse line (Lower) [6 <sub>H</sub> ]         | 0                        | 1  | 1   | 0   | 1               | 0               | 1               | 0              | 1              | 1              | 0              | LE3              | LE2             | LE1             | LE0             | Sets address for reverse line                                 |
| Last reverse line (Upper) [7 <sub>H</sub> ]         | 0                        | 1  | 1   | 0   | 1               | 0               | 1               | 0              | 1              | 1              | 1              | LE7              | LE6             | LE5             | LE4             | Sets address for reverse line                                 |
| Reverse line display ON/OFF [8 <sub>H</sub> ]       | 0                        | 1  | 1   | 0   | 1               | 0               | 1               | 1              | 0              | 0              | 0              | *                | *               | BT              | LREV            | BT : Blink type setting<br>LREV : Reverse line display ON/OFF |
| Gradation palette setting control [9 <sub>H</sub> ] | 0                        | 1  | 1   | 0   | 1               | 0               | 1               | 1              | 0              | 0              | 1              | *                | *               | *               | PS              | Upper 8 gradation setting<br>Lower 8 gradation setting        |
| PWM control [A <sub>H</sub> ]                       | 0                        | 1  | 1   | 0   | 1               | 0               | 1               | 1              | 0              | 1              | 0              | PWM S            | PWM A           | PWM B           | PWM C           | Sets PWM mode                                                 |
| RE register [F <sub>H</sub> ]                       | 0                        | 1  | 1   | 0   | 0/1             | 0/1             | 0/1             | 1              | 1              | 1              | 1              | TST <sub>0</sub> | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> | RE flag                                                       |

Note 1) \* : Don't care.

Note 2) [ N<sub>H</sub> ] : Address of instruction register

Note 3) The dual instructions including upper and lower bytes is enabled after either upper or lower bytes are set into the register. The only "EVR control" instruction is enabled after both of the upper and lower bytes are set.

## (31) Instruction descriptions

This chapter provides detail descriptions and instruction registers. Nonexistent instruction codes must not be set into the LSI.

### (31-1) Display data write

The "Display data write" instruction is used to write 8-bit display data into the DDRAM.

| CSb | RS | RDb | WRb | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> |
|-----|----|-----|-----|-----------------|-----------------|-----------------|
| 0   | 0  | 1   | 0   | 0/1             | 0/1             | 0/1             |

| D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub> | D <sub>2</sub> | D <sub>1</sub> | D <sub>0</sub> |
|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|
| Display data   |                |                |                |                |                |                |                |

### (31-2) Display data read

The "Display data read" instruction is used to read out 8-bit display data from the DDRAM, where the column address and row address must be specified beforehand by the "column address" and "row address" instructions. The dummy read is required just after the "column address" and "row address" instructions.

| CSb | RS | RDb | WRb | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> |
|-----|----|-----|-----|-----------------|-----------------|-----------------|
| 0   | 0  | 0   | 1   | 0/1             | 0/1             | 0/1             |

| D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub> | D <sub>2</sub> | D <sub>1</sub> | D <sub>0</sub> |
|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|
| Display data   |                |                |                |                |                |                |                |

### (31-3) Column address

The "column address" instruction is used to specify the column address for the display data's reading and writing operations. It requires dual bytes for lower 4-bit and upper 4-bit data. The instruction for the lower 4-bit data must be executed first, next the instruction for the upper 4-bit.

| CSb | RS | RDb | WRb | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> |
|-----|----|-----|-----|-----------------|-----------------|-----------------|
| 0   | 1  | 1   | 0   | 0               | 0               | 0               |

| D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub>  | D <sub>2</sub>  | D <sub>1</sub>  | D <sub>0</sub>  |
|----------------|----------------|----------------|----------------|-----------------|-----------------|-----------------|-----------------|
| 0              | 0              | 0              | 0              | AX <sub>3</sub> | AX <sub>2</sub> | AX <sub>1</sub> | AX <sub>0</sub> |

| CSb | RS | RDb | WRb | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> |
|-----|----|-----|-----|-----------------|-----------------|-----------------|
| 0   | 1  | 1   | 0   | 0               | 0               | 0               |

| D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub>  | D <sub>2</sub>  | D <sub>1</sub>  | D <sub>0</sub>  |
|----------------|----------------|----------------|----------------|-----------------|-----------------|-----------------|-----------------|
| 0              | 0              | 0              | 1              | AX <sub>7</sub> | AX <sub>6</sub> | AX <sub>5</sub> | AX <sub>4</sub> |

### (31-4) Row address

The "row address" instruction is used to specify the row address for the display data read and write operations. It requires dual bytes for lower 4-bit and upper 4-bit data. The instruction for the lower 4-bit data must be executed first, next the instruction for upper 4-bit. The row address is specified in between 00<sub>H</sub> and A1<sub>H</sub>. The setting for nonexistent row address between A2<sub>H</sub> and FF<sub>H</sub> is prohibited.

| CSb | RS | RDb | WRb | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> |
|-----|----|-----|-----|-----------------|-----------------|-----------------|
| 0   | 1  | 1   | 0   | 0               | 0               | 0               |

| D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub>  | D <sub>2</sub>  | D <sub>1</sub>  | D <sub>0</sub>  |
|----------------|----------------|----------------|----------------|-----------------|-----------------|-----------------|-----------------|
| 0              | 0              | 1              | 0              | AY <sub>3</sub> | AY <sub>2</sub> | AY <sub>1</sub> | AY <sub>0</sub> |

| CSb | RS | RDb | WRb | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> |
|-----|----|-----|-----|-----------------|-----------------|-----------------|
| 0   | 1  | 1   | 0   | 0               | 0               | 0               |

| D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub>  | D <sub>2</sub>  | D <sub>1</sub>  | D <sub>0</sub>  |
|----------------|----------------|----------------|----------------|-----------------|-----------------|-----------------|-----------------|
| 0              | 0              | 1              | 1              | AY <sub>7</sub> | AY <sub>6</sub> | AY <sub>5</sub> | AY <sub>4</sub> |

## (31-5) Initial display line

The "Initial display line" instruction is used to specify the line address corresponding to the initial COM line. The initial COM line specified by the "Initial COM line" instruction and indicates the common driver that starts scanning the display data.

| CSb | RS | RDb | WRb | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> |
|-----|----|-----|-----|-----------------|-----------------|-----------------|
| 0   | 1  | 1   | 0   | 0               | 0               | 0               |

| D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub>  | D <sub>2</sub>  | D <sub>1</sub>  | D <sub>0</sub>  |
|----------------|----------------|----------------|----------------|-----------------|-----------------|-----------------|-----------------|
| 0              | 1              | 0              | 0              | LA <sub>3</sub> | LA <sub>2</sub> | LA <sub>1</sub> | LA <sub>0</sub> |

| CSb | RS | RDb | WRb | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> |
|-----|----|-----|-----|-----------------|-----------------|-----------------|
| 0   | 1  | 1   | 0   | 0               | 0               | 0               |

| D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub>  | D <sub>2</sub>  | D <sub>1</sub>  | D <sub>0</sub>  |
|----------------|----------------|----------------|----------------|-----------------|-----------------|-----------------|-----------------|
| 0              | 1              | 0              | 1              | LA <sub>7</sub> | LA <sub>6</sub> | LA <sub>5</sub> | LA <sub>4</sub> |

| LA <sub>7</sub> | LA <sub>6</sub> | LA <sub>5</sub> | LA <sub>4</sub> | LA <sub>3</sub> | LA <sub>2</sub> | LA <sub>1</sub> | LA <sub>0</sub> | Line address |
|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|--------------|
| 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0            |
| 0               | 0               | 0               | 0               | 0               | 0               | 0               | 1               | 1            |
| ⋮               |                 |                 |                 |                 |                 |                 |                 | ⋮            |
| 1               | 0               | 1               | 0               | 0               | 0               | 0               | 1               | 161          |

## (31-6) N-line inversion

The "N-line inversion" instruction is used to control the alternate rates of the liquid crystal direction. It is programmed to select the N value between 2 and 161, and the FR signal toggles once every N lines by setting "1" into the "NLIN" register of the "Display control (2)" instruction. When the N-line inversion is disabled by setting "0" into the "NLIN" register, the FR signal toggles by the frame.

| CSb | RS | RDb | WRb | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> |
|-----|----|-----|-----|-----------------|-----------------|-----------------|
| 0   | 1  | 1   | 0   | 0               | 0               | 0               |

| D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub> | D <sub>2</sub> | D <sub>1</sub> | D <sub>0</sub> |
|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|
| 0              | 1              | 1              | 0              | N3             | N2             | N1             | N0             |


| CSb | RS | RDb | WRb | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> |
|-----|----|-----|-----|-----------------|-----------------|-----------------|
| 0   | 1  | 1   | 0   | 0               | 0               | 0               |

| D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub> | D <sub>2</sub> | D <sub>1</sub> | D <sub>0</sub> |
|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|
| 0              | 1              | 1              | 1              | N7             | N6             | N5             | N4             |


| N7 | N6 | N5 | N4 | N3 | N2 | N1 | N0 | N value   |
|----|----|----|----|----|----|----|----|-----------|
| 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | Inhibited |
| 0  | 0  | 0  | 0  | 0  | 0  | 0  | 1  | 2         |
| ⋮  |    |    |    |    |    |    |    | ⋮         |
| 1  | 0  | 1  | 0  | 0  | 0  | 0  | 0  | 161       |

## ● N-line Inversion Timing (1/163 duty cycle ratio)

### N-line inversion OFF



### N-line inversion ON



## (31-7) Display control (1)

The “Display control (1)” instruction is used to control display conditions by setting the “Display ON/OFF”, “All pixels ON/OFF”, “Display mode” and “Common direction” registers.

| CSb | RS | RDb | WRb | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> |
|-----|----|-----|-----|-----------------|-----------------|-----------------|
| 0   | 1  | 1   | 0   | 0               | 0               | 0               |

| D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub> | D <sub>2</sub> | D <sub>1</sub> | D <sub>0</sub> |
|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|
| 1              | 0              | 0              | 0              | SHIFT          | MON            | ALLON          | ON/OFF         |

### ● ON/OFF register

ON/OFF=0 : Display OFF (All COM/SEG output V<sub>ss</sub> level.)  
ON/OFF=1 : Display ON

### ● All ON register

The “All pixels ON/OFF” register is used to turn on all pixels without changing display data of the DDRAM. The setting for the “All pixels ON/OFF” register has a priority over the “Reverse display ON/OFF” register.

ALLON=0 : Normal  
ALLON=1 : All pixels turn on.

### ● MON register

MON=0 : Gradation mode  
MON=1 : B&W mode

### ● SHIFT register

SHIFT=0 : COM<sub>0</sub> → COM<sub>161</sub>  
SHIFT=1 : COM<sub>161</sub> → COM<sub>0</sub>

## (31-8) Display control (2)

The "Display control (2)" instruction is used to control the display conditions by setting the "Segment direction", "SWAP mode ON/OFF", "N-line inversion ON/OFF" and "Reverse display ON/OFF" registers.

| CSb | RS | RDb | WRb | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> |
|-----|----|-----|-----|-----------------|-----------------|-----------------|
| 0   | 1  | 1   | 0   | 0               | 0               | 0               |

| D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub> | D <sub>2</sub> | D <sub>1</sub> | D <sub>0</sub> |
|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|
| 1              | 0              | 0              | 1              | REV            | NLIN           | SWAP           | REF            |

### ● REF register

The "REF" register is used to reverse the assignment between segment drivers and column address, and it is possible to reduce restrictions for placement of the LSI on the LCD modules. For more information, see (10) "The relation among the DDRAM column address, display data and segment drivers".

### ● SWAP register

The "SWAP" register is used to reverse the arrangement of display data in the DDRAM.

SWAP=0 : SWAP mode OFF (Normal)  
SWAP=1 : SWAP mode ON

|            | SWAP="0"                                                                                                                | SWAP="1"                                                                                                                |
|------------|-------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------|
| Write data | D <sub>7</sub> D <sub>6</sub> D <sub>5</sub> D <sub>4</sub> D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub> | D <sub>7</sub> D <sub>6</sub> D <sub>5</sub> D <sub>4</sub> D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub> |
|            |                                                                                                                         |                                                                                                                         |
| RAM data   | d <sub>7</sub> d <sub>6</sub> d <sub>5</sub> d <sub>4</sub> d <sub>3</sub> d <sub>2</sub> d <sub>1</sub> d <sub>0</sub> | d <sub>0</sub> d <sub>1</sub> d <sub>2</sub> d <sub>3</sub> d <sub>4</sub> d <sub>5</sub> d <sub>6</sub> d <sub>7</sub> |
|            |                                                                                                                         |                                                                                                                         |
| Read data  | D <sub>7</sub> D <sub>6</sub> D <sub>5</sub> D <sub>4</sub> D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub> | D <sub>7</sub> D <sub>6</sub> D <sub>5</sub> D <sub>4</sub> D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub> |

### ● NLIN register

The "NLIN" is used to enable or disable the N-line inversion.

NLIN=0 : N-line inversion OFF (The FR signal toggles by the frame.)  
NLIN=1 : N-line inversion ON (The FR signal toggles once every N frames.)

### ● REV register

The "REV" register is used to enable or disable the reverse display mode that reverses the polarity of display data without changing display data of the DDRAM.

REV=0 : Reverse display mode OFF  
REV=1 : Reverse display mode ON

| REV | Display | DDRAM data → Display data |   |
|-----|---------|---------------------------|---|
| 0   | Normal  | 0                         | 0 |
|     |         | 1                         | 1 |
| 1   | Reverse | 0                         | 1 |
|     |         | 1                         | 0 |

## (31-9) Increment control

The “Increment control” instruction is used for the increment mode. In using the auto-increment mode, DDRAM address automatically increments (+1) whenever the DDRAM is accessed by the “Display data write” or “Display data read” instruction. Therefore, once “Display data write” or “Display data read” instruction is established, it is possible to continuously access to the DDRAM without the “column address” and “row address” instructions. The settings for the “AIM”, “AXI” and “AYI” registers are listed in the following tables.

| CSb | RS | RDb | WRb | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> |
|-----|----|-----|-----|-----------------|-----------------|-----------------|
| 0   | 1  | 1   | 0   | 0               | 0               | 0               |

| D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub> | D <sub>2</sub> | D <sub>1</sub> | D <sub>0</sub> |
|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|
| 1              | 0              | 1              | 0              | WIN            | AIM            | AYI            | AXI            |

### ● AIM, AYI and AXI registers

| AIM | Increment mode                                                        | Note |
|-----|-----------------------------------------------------------------------|------|
| 0   | Auto-increment for both of the display data read and write operations | 1    |
| 1   | Auto-increment for the display write operation (Read modify write)    | 2    |


Note 1) It is effective for usual operations accessing successive addresses.

Note 2) It is effective for the read-modify-write operation

| AYI | AXI | Increment mode                                        | Note |
|-----|-----|-------------------------------------------------------|------|
| 0   | 0   | No auto-increment                                     | 1    |
| 0   | 1   | Auto-increment for the column address                 | 2    |
| 1   | 0   | Auto-increment for the row address                    | 3    |
| 1   | 1   | Auto-increment for the column address and row address | 4    |

Note 1) Auto-increment is disabled regardless of the “AIM” register.


Note 2) Auto-increment of the column address is enabled in accordance with the “AIM” register.




MAX<sub>H</sub> in the 8-bit data bus mode : FF<sub>H</sub>

MAX<sub>H</sub> in the 16-bit data bus mode : 7F<sub>H</sub>

Note 3) Auto-increment of the row address is enabled in accordance with the “AIM” register.



Note 4) Auto-increment of the column address and the row address are enabled. The row address increments whenever the column address reaches to the MAX<sub>H</sub>.



MAX<sub>H</sub> in the 8-bit data bus mode : FF<sub>H</sub>

MAX<sub>H</sub> in the 16-bit data bus mode : 7F<sub>H</sub>



## ● WIN register

The "WIN" register is used to access to the DDRAM for the window display area, where the start point is determined by the "column address" and "row address" instructions, and the end point by the "Window end column address" and "Window end row address" instructions. The setting sequence for the window display area is listed as follows. For more detail, see (7) "Window addressing mode".

WIN=0 :Window addressing mode OFF

WIN=1 :Window addressing mode ON

1. Set WIN=1, AXI=1, and AYI=1 by "Increment control" instruction.
2. Set the start point by the "column address" and "row address" instructions
3. Set the end point by the "Window end column address" and "Window end row address" instructions
4. Enable to access to the DDRAM in the window addressing mode



## (31-10)Power control

| CSb | RS | RDb | WRb | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> |
|-----|----|-----|-----|-----------------|-----------------|-----------------|
| 0   | 1  | 1   | 0   | 0               | 0               | 0               |

| D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub> | D <sub>2</sub> | D <sub>1</sub> | D <sub>0</sub> |
|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|
| 1              | 0              | 1              | 1              | AMPON          | HALT           | DCON           | ACL            |

- ACL register

The “ACL” register is used to initialize the internal power supply circuits.

ACL=0 : Initialization OFF (Normal)  
 ACL=1 : Initialization ON

When the data of the “ACL register” is read out by the “Instruction register read” instruction, the read-out data is “1” during the initialization and “0” after the initialization. This initialization is performed by using the signal produced by 2 clocks on the OSC<sub>1</sub>. For this reason, the wait time for 2 clocks of the OSC<sub>1</sub> is necessary until next instruction.

- DCON register

The “DCON” register is used to enable or disable the voltage booster.

DCON=0 : Voltage booster OFF  
 DCON=1 : Voltage booster ON

- HALT register

The “HALT” register is used to enable or disable the power save mode. It is possible to reduce operating current down to stand-by level. The internal status in the power save mode is listed below.

HALT=0 : Power save OFF (Normal)  
 HALT=1 : Power save ON

Internal status in the power save mode

- The oscillation circuits and internal power supply circuits are halted.
- All segment and common drivers output V<sub>SS</sub> level.
- The clock input into the OSC<sub>1</sub> is inhibited.
- The display data in the DDRAM is maintained.
- The operational modes before the power save mode are maintained.
- The V<sub>1</sub> to V<sub>4</sub> and V<sub>LCD</sub> are in the high impedance.

As a power save ON sequence, the “Display OFF” must be executed first, next the “Power save ON” instruction, and then all common and segment drivers output the V<sub>SS</sub> level. And as power save OFF sequence, the “Power save OFF” instruction is executed first, next the “Display ON” instruction. If the “Power save OFF” instruction is executed in the display ON status, unexpected pixels may instantly turn on.

- AMPON register

The “AMPON” register is used to enable or disable the voltage followers, voltage regulator and EVR.

AMPON=0 : The voltage followers, voltage regulator and the EVR OFF  
 AMPON=1 : The voltage followers, voltage regulator and the EVR ON

### (31-11)Duty cycle ratio

The “Duty cycle ratio” instruction is used to select LCD duty cycle ratio for the partial display function. The partial display function specifies some parts of display area on a LCD panel in the condition of lower duty cycle ratio, lower LCD bias ratio, lower boost level and lower LCD driving voltage. Therefore, it is possible to optimize the LSI’s conditions with extremely low power consumption.

| CSb | RS | RDb | WRb | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> |
|-----|----|-----|-----|-----------------|-----------------|-----------------|
| 0   | 1  | 1   | 0   | 0               | 0               | 0               |

| D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub>  | D <sub>2</sub>  | D <sub>1</sub>  | D <sub>0</sub>  |
|----------------|----------------|----------------|----------------|-----------------|-----------------|-----------------|-----------------|
| 1              | 1              | 0              | 0              | DS <sub>3</sub> | DS <sub>2</sub> | DS <sub>1</sub> | DS <sub>0</sub> |

| DS <sub>3</sub> | DS <sub>2</sub> | DS <sub>1</sub> | DS <sub>0</sub> | Duty cycle ratio |       | Row way displays |
|-----------------|-----------------|-----------------|-----------------|------------------|-------|------------------|
|                 |                 |                 |                 | DSE=0            | DSE=1 |                  |
| 0               | 0               | 0               | 0               | 1/163            | 1/162 | 162 commons      |
| 0               | 0               | 0               | 1               | 1/161            | 1/160 | 160 commons      |
| 0               | 0               | 1               | 0               | 1/145            | 1/144 | 144 commons      |
| 0               | 0               | 1               | 1               | 1/133            | 1/132 | 132 commons      |
| 0               | 1               | 0               | 0               | 1/129            | 1/128 | 128 commons      |
| 0               | 1               | 0               | 1               | 1/113            | 1/112 | 112 commons      |
| 0               | 1               | 1               | 0               | 1/97             | 1/96  | 96 commons       |
| 0               | 1               | 1               | 1               | 1/81             | 1/80  | 80 commons       |
| 1               | 0               | 0               | 0               | 1/73             | 1/72  | 72 commons       |
| 1               | 0               | 0               | 1               | 1/65             | 1/64  | 64 commons       |
| 1               | 0               | 1               | 0               | 1/57             | 1/56  | 56 commons       |
| 1               | 0               | 1               | 1               | 1/49             | 1/48  | 48 commons       |
| 1               | 1               | 0               | 0               | 1/41             | 1/40  | 40 commons       |
| 1               | 1               | 0               | 1               | 1/33             | 1/32  | 32 commons       |
| 1               | 1               | 1               | 0               | 1/25             | 1/24  | 24 commons       |
| 1               | 1               | 1               | 1               | 1/17             | 1/16  | 16 commons       |

The duty cycle ratio is controlled by the “DS<sub>3</sub> to DS<sub>0</sub>” registers of the “Duty cycle ratio” instruction and the “DSE” register of the “Display Clock / Duty-1” instruction.

DSE=“0” : The number of commons + 1 (Duty cycle ratio in the default setting)  
DSE=“1” : The number of commons (Duty-1)

When the “DSE” is “0”, all common drivers output non-selective levels in period of last common. And the segment drivers output the same data for the last line as the for previous line: For instance they output the same data for the 162<sup>nd</sup> and 163<sup>rd</sup> lines when the duty cycle ratio is set to 1/163. For the setting of the “DSE” register, see (31-17) “Display clock / Duty-1”.

### (31-12)Boost level

The “Boost level” is used to select the multiple of the voltage booster for the partial display function.

| CSb | RS | RDb | WRb | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> |
|-----|----|-----|-----|-----------------|-----------------|-----------------|
| 0   | 1  | 1   | 0   | 0               | 0               | 0               |

| D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub> | D <sub>2</sub>  | D <sub>1</sub>  | D <sub>0</sub>  |
|----------------|----------------|----------------|----------------|----------------|-----------------|-----------------|-----------------|
| 1              | 1              | 0              | 1              | *              | VU <sub>2</sub> | VU <sub>1</sub> | VU <sub>0</sub> |

| VU <sub>2</sub> | VU <sub>1</sub> | VU <sub>0</sub> | Boost level       |
|-----------------|-----------------|-----------------|-------------------|
| 0               | 0               | 0               | 1-time (No boost) |
| 0               | 0               | 1               | 2-time            |
| 0               | 1               | 0               | 3-time            |
| 0               | 1               | 1               | 4-time            |
| 1               | 0               | 0               | 5-time            |
| 1               | 0               | 1               | 6-time            |
| 1               | 1               | 0               | 7-time            |
| 1               | 1               | 1               | Inhibited         |

## (31-13)LCD bias ratio

The “LCD bias ratio” is used to select the LCD bias ratio for the partial display function.

| CSb | RS | RDb | WRb | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> |
|-----|----|-----|-----|-----------------|-----------------|-----------------|
| 0   | 1  | 1   | 0   | 0               | 0               | 0               |

| D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub> | D <sub>2</sub> | D <sub>1</sub> | D <sub>0</sub> |
|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|
| 1              | 1              | 1              | 0              | *              | B <sub>2</sub> | B <sub>1</sub> | B <sub>0</sub> |

| B <sub>2</sub> | B <sub>1</sub> | B <sub>0</sub> | LCD bias ratio |
|----------------|----------------|----------------|----------------|
| 0              | 0              | 0              | 1/9            |
| 0              | 0              | 1              | 1/8            |
| 0              | 1              | 0              | 1/7            |
| 0              | 1              | 1              | 1/6            |
| 1              | 0              | 0              | 1/5            |
| 1              | 0              | 1              | 1/10           |
| 1              | 1              | 0              | 1/11           |
| 1              | 1              | 1              | 1/12           |

## (31-14)RE flag

The “RE flag” registers are used to determine the contents for the RE registers (RE<sub>2</sub>, RE<sub>1</sub> and RE<sub>0</sub>) and it is possible to access to the instruction registers.

The data in the “TST<sub>0</sub>” register must be “0”, and it is used maker tests only.

| CSb | RS | RDb | WRb | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> |
|-----|----|-----|-----|-----------------|-----------------|-----------------|
| 0   | 1  | 1   | 0   | 0/1             | 0/1             | 0/1             |

| D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub>   | D <sub>2</sub>  | D <sub>1</sub>  | D <sub>0</sub>  |
|----------------|----------------|----------------|----------------|------------------|-----------------|-----------------|-----------------|
| 1              | 1              | 1              | 1              | TST <sub>0</sub> | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> |

## (31-15) Gradation palette A, B and C

| CSb | RS | RDb | WRb | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> |
|-----|----|-----|-----|-----------------|-----------------|-----------------|
| 0   | 1  | 1   | 0   | 0               | 0               | 1               |

| D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub>                         | D <sub>2</sub>                         | D <sub>1</sub>                         | D <sub>0</sub>                         |
|----------------|----------------|----------------|----------------|----------------------------------------|----------------------------------------|----------------------------------------|----------------------------------------|
| 0              | 0              | 0              | 0              | PA <sub>03</sub> /<br>PA <sub>83</sub> | PA <sub>02</sub> /<br>PA <sub>82</sub> | PA <sub>01</sub> /<br>PA <sub>81</sub> | PA <sub>00</sub> /<br>PA <sub>80</sub> |

| CSb | RS | RDb | WRb | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> |
|-----|----|-----|-----|-----------------|-----------------|-----------------|
| 0   | 1  | 1   | 0   | 0               | 0               | 1               |

| D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub> | D <sub>2</sub> | D <sub>1</sub> | D <sub>0</sub>                         |
|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------------------------------|
| 0              | 0              | 0              | 1              | *              | *              | *              | PA <sub>04</sub> /<br>PA <sub>84</sub> |

| CSb | RS | RDb | WRb | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> |
|-----|----|-----|-----|-----------------|-----------------|-----------------|
| 0   | 1  | 1   | 0   | 0               | 0               | 1               |

| D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub>                         | D <sub>2</sub>                         | D <sub>1</sub>                         | D <sub>0</sub>                         |
|----------------|----------------|----------------|----------------|----------------------------------------|----------------------------------------|----------------------------------------|----------------------------------------|
| 0              | 0              | 1              | 0              | PA <sub>13</sub> /<br>PA <sub>93</sub> | PA <sub>12</sub> /<br>PA <sub>92</sub> | PA <sub>11</sub> /<br>PA <sub>91</sub> | PA <sub>10</sub> /<br>PA <sub>90</sub> |

| CSb | RS | RDb | WRb | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> |
|-----|----|-----|-----|-----------------|-----------------|-----------------|
| 0   | 1  | 1   | 0   | 0               | 0               | 1               |

| D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub> | D <sub>2</sub> | D <sub>1</sub> | D <sub>0</sub>                         |
|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------------------------------|
| 0              | 0              | 1              | 1              | *              | *              | *              | PA <sub>14</sub> /<br>PA <sub>94</sub> |

| CSb | RS | RDb | WRb | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> |
|-----|----|-----|-----|-----------------|-----------------|-----------------|
| 0   | 1  | 1   | 0   | 0               | 0               | 1               |

| D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub>                          | D <sub>2</sub>                          | D <sub>1</sub>                          | D <sub>0</sub>                          |
|----------------|----------------|----------------|----------------|-----------------------------------------|-----------------------------------------|-----------------------------------------|-----------------------------------------|
| 0              | 1              | 0              | 0              | PA <sub>23</sub> /<br>PA <sub>103</sub> | PA <sub>22</sub> /<br>PA <sub>102</sub> | PA <sub>21</sub> /<br>PA <sub>101</sub> | PA <sub>20</sub> /<br>PA <sub>100</sub> |

| CSb | RS | RDb | WRb | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> |
|-----|----|-----|-----|-----------------|-----------------|-----------------|
| 0   | 1  | 1   | 0   | 0               | 0               | 1               |

| D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub> | D <sub>2</sub> | D <sub>1</sub> | D <sub>0</sub>                          |
|----------------|----------------|----------------|----------------|----------------|----------------|----------------|-----------------------------------------|
| 0              | 1              | 0              | 1              | *              | *              | *              | PA <sub>24</sub> /<br>PA <sub>104</sub> |

| CSb | RS | RDb | WRb | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> |
|-----|----|-----|-----|-----------------|-----------------|-----------------|
| 0   | 1  | 1   | 0   | 0               | 0               | 1               |

| D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub>                          | D <sub>2</sub>                          | D <sub>1</sub>                          | D <sub>0</sub>                          |
|----------------|----------------|----------------|----------------|-----------------------------------------|-----------------------------------------|-----------------------------------------|-----------------------------------------|
| 0              | 1              | 1              | 0              | PA <sub>33</sub> /<br>PA <sub>113</sub> | PA <sub>32</sub> /<br>PA <sub>112</sub> | PA <sub>31</sub> /<br>PA <sub>111</sub> | PA <sub>30</sub> /<br>PA <sub>110</sub> |

| CSb | RS | RDb | WRb | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> |
|-----|----|-----|-----|-----------------|-----------------|-----------------|
| 0   | 1  | 1   | 0   | 0               | 0               | 1               |

| D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub> | D <sub>2</sub> | D <sub>1</sub> | D <sub>0</sub>                          |
|----------------|----------------|----------------|----------------|----------------|----------------|----------------|-----------------------------------------|
| 0              | 1              | 1              | 1              | *              | *              | *              | PA <sub>34</sub> /<br>PA <sub>114</sub> |

| CSb | RS | RDb | WRb | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> |
|-----|----|-----|-----|-----------------|-----------------|-----------------|
| 0   | 1  | 1   | 0   | 0               | 0               | 1               |

| D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub>                          | D <sub>2</sub>                          | D <sub>1</sub>                          | D <sub>0</sub>                          |
|----------------|----------------|----------------|----------------|-----------------------------------------|-----------------------------------------|-----------------------------------------|-----------------------------------------|
| 1              | 0              | 0              | 0              | PA <sub>43</sub> /<br>PA <sub>123</sub> | PA <sub>42</sub> /<br>PA <sub>122</sub> | PA <sub>41</sub> /<br>PA <sub>121</sub> | PA <sub>40</sub> /<br>PA <sub>120</sub> |

| CSb | RS | RDb | WRb | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> |
|-----|----|-----|-----|-----------------|-----------------|-----------------|
| 0   | 1  | 1   | 0   | 0               | 0               | 1               |

| D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub> | D <sub>2</sub> | D <sub>1</sub> | D <sub>0</sub>                          |
|----------------|----------------|----------------|----------------|----------------|----------------|----------------|-----------------------------------------|
| 1              | 0              | 0              | 1              | *              | *              | *              | PA <sub>44</sub> /<br>PA <sub>124</sub> |

| CSb | RS | RDb | WRb | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> |
|-----|----|-----|-----|-----------------|-----------------|-----------------|
| 0   | 1  | 1   | 0   | 0               | 0               | 1               |

| D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub>                          | D <sub>2</sub>                          | D <sub>1</sub>                          | D <sub>0</sub>                          |
|----------------|----------------|----------------|----------------|-----------------------------------------|-----------------------------------------|-----------------------------------------|-----------------------------------------|
| 1              | 0              | 1              | 0              | PA <sub>53</sub> /<br>PA <sub>133</sub> | PA <sub>52</sub> /<br>PA <sub>132</sub> | PA <sub>51</sub> /<br>PA <sub>131</sub> | PA <sub>50</sub> /<br>PA <sub>130</sub> |

| CSb | RS | RDb | WRb | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> |
|-----|----|-----|-----|-----------------|-----------------|-----------------|
| 0   | 1  | 1   | 0   | 0               | 0               | 1               |

| D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub> | D <sub>2</sub> | D <sub>1</sub> | D <sub>0</sub>                          |
|----------------|----------------|----------------|----------------|----------------|----------------|----------------|-----------------------------------------|
| 1              | 0              | 1              | 1              | *              | *              | *              | PA <sub>54</sub> /<br>PA <sub>134</sub> |

| CSb | RS | RDb | WRb | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> |
|-----|----|-----|-----|-----------------|-----------------|-----------------|
| 0   | 1  | 1   | 0   | 0               | 0               | 1               |

| D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub>                          | D <sub>2</sub>                          | D <sub>1</sub>                          | D <sub>0</sub>                          |
|----------------|----------------|----------------|----------------|-----------------------------------------|-----------------------------------------|-----------------------------------------|-----------------------------------------|
| 1              | 1              | 0              | 0              | PA <sub>63</sub> /<br>PA <sub>143</sub> | PA <sub>62</sub> /<br>PA <sub>142</sub> | PA <sub>61</sub> /<br>PA <sub>141</sub> | PA <sub>60</sub> /<br>PA <sub>140</sub> |

| CSb | RS | RDb | WRb | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> |
|-----|----|-----|-----|-----------------|-----------------|-----------------|
| 0   | 1  | 1   | 0   | 0               | 0               | 1               |

| D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub> | D <sub>2</sub> | D <sub>1</sub> | D <sub>0</sub>                          |
|----------------|----------------|----------------|----------------|----------------|----------------|----------------|-----------------------------------------|
| 1              | 1              | 0              | 1              | *              | *              | *              | PA <sub>64</sub> /<br>PA <sub>144</sub> |

| CSb | RS | RDb | WRb | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> |
|-----|----|-----|-----|-----------------|-----------------|-----------------|
| 0   | 1  | 1   | 0   | 0               | 1               | 0               |

| D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub>                          | D <sub>2</sub>                          | D <sub>1</sub>                          | D <sub>0</sub>                          |
|----------------|----------------|----------------|----------------|-----------------------------------------|-----------------------------------------|-----------------------------------------|-----------------------------------------|
| 0              | 0              | 0              | 0              | PA <sub>73</sub> /<br>PA <sub>153</sub> | PA <sub>72</sub> /<br>PA <sub>152</sub> | PA <sub>71</sub> /<br>PA <sub>151</sub> | PA <sub>70</sub> /<br>PA <sub>150</sub> |

| CSb | RS | RDb | WRb | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> |
|-----|----|-----|-----|-----------------|-----------------|-----------------|
| 0   | 1  | 1   | 0   | 0               | 1               | 0               |

| D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub> | D <sub>2</sub> | D <sub>1</sub> | D <sub>0</sub>                          |
|----------------|----------------|----------------|----------------|----------------|----------------|----------------|-----------------------------------------|
| 0              | 0              | 0              | 1              | *              | *              | *              | PA <sub>74</sub> /<br>PA <sub>154</sub> |

| CSb | RS | RDb | WRb | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> |
|-----|----|-----|-----|-----------------|-----------------|-----------------|
| 0   | 1  | 1   | 0   | 0               | 1               | 0               |

| D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub>                         | D <sub>2</sub>                         | D <sub>1</sub>                         | D <sub>0</sub>                         |
|----------------|----------------|----------------|----------------|----------------------------------------|----------------------------------------|----------------------------------------|----------------------------------------|
| 0              | 0              | 1              | 0              | PB <sub>03</sub> /<br>PB <sub>83</sub> | PB <sub>02</sub> /<br>PB <sub>82</sub> | PB <sub>01</sub> /<br>PB <sub>81</sub> | PB <sub>00</sub> /<br>PB <sub>80</sub> |

| CSb | RS | RDb | WRb | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> |
|-----|----|-----|-----|-----------------|-----------------|-----------------|
| 0   | 1  | 1   | 0   | 0               | 1               | 0               |

| D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub> | D <sub>2</sub> | D <sub>1</sub> | D <sub>0</sub>                         |
|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------------------------------|
| 0              | 0              | 1              | 1              | *              | *              | *              | PB <sub>04</sub> /<br>PB <sub>84</sub> |

| CSb | RS | RDb | WRb | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> |
|-----|----|-----|-----|-----------------|-----------------|-----------------|
| 0   | 1  | 1   | 0   | 0               | 1               | 0               |

| D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub>                         | D <sub>2</sub>                         | D <sub>1</sub>                         | D <sub>0</sub>                         |
|----------------|----------------|----------------|----------------|----------------------------------------|----------------------------------------|----------------------------------------|----------------------------------------|
| 0              | 1              | 0              | 0              | PB <sub>13</sub> /<br>PB <sub>93</sub> | PB <sub>12</sub> /<br>PB <sub>92</sub> | PB <sub>11</sub> /<br>PB <sub>91</sub> | PB <sub>10</sub> /<br>PB <sub>90</sub> |

| CSb | RS | RDb | WRb | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> |
|-----|----|-----|-----|-----------------|-----------------|-----------------|
| 0   | 1  | 1   | 0   | 0               | 1               | 0               |

| D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub> | D <sub>2</sub> | D <sub>1</sub> | D <sub>0</sub>                         |
|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------------------------------|
| 0              | 1              | 0              | 1              | *              | *              | *              | PB <sub>14</sub> /<br>PB <sub>94</sub> |

| CSb | RS | RDb | WRb | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> |
|-----|----|-----|-----|-----------------|-----------------|-----------------|
| 0   | 1  | 1   | 0   | 0               | 1               | 0               |

| D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub>                          | D <sub>2</sub>                          | D <sub>1</sub>                          | D <sub>0</sub>                          |
|----------------|----------------|----------------|----------------|-----------------------------------------|-----------------------------------------|-----------------------------------------|-----------------------------------------|
| 0              | 1              | 1              | 0              | PB <sub>23</sub> /<br>PB <sub>103</sub> | PB <sub>22</sub> /<br>PB <sub>102</sub> | PB <sub>21</sub> /<br>PB <sub>101</sub> | PB <sub>20</sub> /<br>PB <sub>100</sub> |

| CSb | RS | RDb | WRb | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> |
|-----|----|-----|-----|-----------------|-----------------|-----------------|
| 0   | 1  | 1   | 0   | 0               | 1               | 0               |

| D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub> | D <sub>2</sub> | D <sub>1</sub> | D <sub>0</sub>                          |
|----------------|----------------|----------------|----------------|----------------|----------------|----------------|-----------------------------------------|
| 0              | 1              | 1              | 1              | *              | *              | *              | PB <sub>24</sub> /<br>PB <sub>104</sub> |

| CSb | RS | RDb | WRb | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> |
|-----|----|-----|-----|-----------------|-----------------|-----------------|
| 0   | 1  | 1   | 0   | 0               | 1               | 0               |

| D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub>                          | D <sub>2</sub>                          | D <sub>1</sub>                          | D <sub>0</sub>                          |
|----------------|----------------|----------------|----------------|-----------------------------------------|-----------------------------------------|-----------------------------------------|-----------------------------------------|
| 1              | 0              | 0              | 0              | PB <sub>33</sub> /<br>PB <sub>113</sub> | PB <sub>32</sub> /<br>PB <sub>112</sub> | PB <sub>31</sub> /<br>PB <sub>111</sub> | PB <sub>30</sub> /<br>PB <sub>110</sub> |

| CSb | RS | RDb | WRb | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> |
|-----|----|-----|-----|-----------------|-----------------|-----------------|
| 0   | 1  | 1   | 0   | 0               | 1               | 0               |

| D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub> | D <sub>2</sub> | D <sub>1</sub> | D <sub>0</sub>                          |
|----------------|----------------|----------------|----------------|----------------|----------------|----------------|-----------------------------------------|
| 1              | 0              | 0              | 1              | *              | *              | *              | PB <sub>34</sub> /<br>PB <sub>114</sub> |

| CSb | RS | RDb | WRb | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> |
|-----|----|-----|-----|-----------------|-----------------|-----------------|
| 0   | 1  | 1   | 0   | 0               | 1               | 0               |

| D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub>                          | D <sub>2</sub>                          | D <sub>1</sub>                          | D <sub>0</sub>                          |
|----------------|----------------|----------------|----------------|-----------------------------------------|-----------------------------------------|-----------------------------------------|-----------------------------------------|
| 1              | 0              | 1              | 0              | PB <sub>43</sub> /<br>PB <sub>123</sub> | PB <sub>42</sub> /<br>PB <sub>122</sub> | PB <sub>41</sub> /<br>PB <sub>121</sub> | PB <sub>40</sub> /<br>PB <sub>120</sub> |

| CSb | RS | RDb | WRb | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> |
|-----|----|-----|-----|-----------------|-----------------|-----------------|
| 0   | 1  | 1   | 0   | 0               | 1               | 0               |

| D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub> | D <sub>2</sub> | D <sub>1</sub> | D <sub>0</sub>                          |
|----------------|----------------|----------------|----------------|----------------|----------------|----------------|-----------------------------------------|
| 1              | 0              | 1              | 1              | *              | *              | *              | PB <sub>44</sub> /<br>PB <sub>124</sub> |

| CSb | RS | RDb | WRb | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> |
|-----|----|-----|-----|-----------------|-----------------|-----------------|
| 0   | 1  | 1   | 0   | 0               | 1               | 0               |

| D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub>                          | D <sub>2</sub>                          | D <sub>1</sub>                          | D <sub>0</sub>                          |
|----------------|----------------|----------------|----------------|-----------------------------------------|-----------------------------------------|-----------------------------------------|-----------------------------------------|
| 1              | 1              | 0              | 0              | PB <sub>53</sub> /<br>PB <sub>133</sub> | PB <sub>52</sub> /<br>PB <sub>132</sub> | PB <sub>51</sub> /<br>PB <sub>131</sub> | PB <sub>50</sub> /<br>PB <sub>130</sub> |

| CSb | RS | RDb | WRb | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> |
|-----|----|-----|-----|-----------------|-----------------|-----------------|
| 0   | 1  | 1   | 0   | 0               | 1               | 0               |

| D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub> | D <sub>2</sub> | D <sub>1</sub> | D <sub>0</sub>                          |
|----------------|----------------|----------------|----------------|----------------|----------------|----------------|-----------------------------------------|
| 1              | 1              | 0              | 1              | *              | *              | *              | PB <sub>54</sub> /<br>PB <sub>134</sub> |

| CSb | RS | RDb | WRb | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> |
|-----|----|-----|-----|-----------------|-----------------|-----------------|
| 0   | 1  | 1   | 0   | 0               | 1               | 1               |

| D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub>                          | D <sub>2</sub>                          | D <sub>1</sub>                          | D <sub>0</sub>                          |
|----------------|----------------|----------------|----------------|-----------------------------------------|-----------------------------------------|-----------------------------------------|-----------------------------------------|
| 0              | 0              | 0              | 0              | PB <sub>63</sub> /<br>PB <sub>143</sub> | PB <sub>62</sub> /<br>PB <sub>142</sub> | PB <sub>61</sub> /<br>PB <sub>141</sub> | PB <sub>60</sub> /<br>PB <sub>140</sub> |

| CSb | RS | RDb | WRb | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> |
|-----|----|-----|-----|-----------------|-----------------|-----------------|
| 0   | 1  | 1   | 0   | 0               | 1               | 1               |

| D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub> | D <sub>2</sub> | D <sub>1</sub> | D <sub>0</sub>                          |
|----------------|----------------|----------------|----------------|----------------|----------------|----------------|-----------------------------------------|
| 0              | 0              | 0              | 1              | *              | *              | *              | PB <sub>64</sub> /<br>PB <sub>144</sub> |

| CSb | RS | RDb | WRb | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> |
|-----|----|-----|-----|-----------------|-----------------|-----------------|
| 0   | 1  | 1   | 0   | 0               | 1               | 1               |

| D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub>                          | D <sub>2</sub>                          | D <sub>1</sub>                          | D <sub>0</sub>                          |
|----------------|----------------|----------------|----------------|-----------------------------------------|-----------------------------------------|-----------------------------------------|-----------------------------------------|
| 0              | 0              | 1              | 0              | PB <sub>73</sub> /<br>PB <sub>153</sub> | PB <sub>72</sub> /<br>PB <sub>152</sub> | PB <sub>71</sub> /<br>PB <sub>151</sub> | PB <sub>70</sub> /<br>PB <sub>150</sub> |

| CSb | RS | RDb | WRb | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> |
|-----|----|-----|-----|-----------------|-----------------|-----------------|
| 0   | 1  | 1   | 0   | 0               | 1               | 1               |

| D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub> | D <sub>2</sub> | D <sub>1</sub> | D <sub>0</sub>                          |
|----------------|----------------|----------------|----------------|----------------|----------------|----------------|-----------------------------------------|
| 0              | 0              | 1              | 1              | *              | *              | *              | PB <sub>74</sub> /<br>PB <sub>154</sub> |

| CSb | RS | RDb | WRb | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> |
|-----|----|-----|-----|-----------------|-----------------|-----------------|
| 0   | 1  | 1   | 0   | 0               | 1               | 1               |

| D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub>                         | D <sub>2</sub>                         | D <sub>1</sub>                         | D <sub>0</sub>                         |
|----------------|----------------|----------------|----------------|----------------------------------------|----------------------------------------|----------------------------------------|----------------------------------------|
| 0              | 1              | 0              | 0              | PC <sub>03</sub> /<br>PC <sub>83</sub> | PC <sub>02</sub> /<br>PC <sub>82</sub> | PC <sub>01</sub> /<br>PC <sub>81</sub> | PC <sub>00</sub> /<br>PC <sub>80</sub> |

| CSb | RS | RDb | WRb | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> |
|-----|----|-----|-----|-----------------|-----------------|-----------------|
| 0   | 1  | 1   | 0   | 0               | 1               | 1               |

| D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub> | D <sub>2</sub> | D <sub>1</sub> | D <sub>0</sub>                         |
|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------------------------------|
| 0              | 1              | 0              | 1              | *              | *              | *              | PC <sub>04</sub> /<br>PC <sub>84</sub> |

| CSb | RS | RDb | WRb | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> |
|-----|----|-----|-----|-----------------|-----------------|-----------------|
| 0   | 1  | 1   | 0   | 0               | 1               | 1               |

| D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub>                         | D <sub>2</sub>                         | D <sub>1</sub>                         | D <sub>0</sub>                         |
|----------------|----------------|----------------|----------------|----------------------------------------|----------------------------------------|----------------------------------------|----------------------------------------|
| 0              | 1              | 1              | 0              | PC <sub>13</sub> /<br>PC <sub>93</sub> | PC <sub>12</sub> /<br>PC <sub>92</sub> | PC <sub>11</sub> /<br>PC <sub>91</sub> | PC <sub>10</sub> /<br>PC <sub>90</sub> |

| CSb | RS | RDb | WRb | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> |
|-----|----|-----|-----|-----------------|-----------------|-----------------|
| 0   | 1  | 1   | 0   | 0               | 1               | 1               |

| D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub> | D <sub>2</sub> | D <sub>1</sub> | D <sub>0</sub>                         |
|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------------------------------|
| 0              | 1              | 1              | 1              | *              | *              | *              | PC <sub>14</sub> /<br>PC <sub>94</sub> |



| CSb | RS | RDb | WRb | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> |
|-----|----|-----|-----|-----------------|-----------------|-----------------|
| 0   | 1  | 1   | 0   | 0               | 1               | 1               |

| D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub>                          | D <sub>2</sub>                          | D <sub>1</sub>                          | D <sub>0</sub>                          |
|----------------|----------------|----------------|----------------|-----------------------------------------|-----------------------------------------|-----------------------------------------|-----------------------------------------|
| 1              | 0              | 0              | 0              | PC <sub>23</sub> /<br>PC <sub>103</sub> | PC <sub>22</sub> /<br>PC <sub>102</sub> | PC <sub>21</sub> /<br>PC <sub>101</sub> | PC <sub>20</sub> /<br>PC <sub>100</sub> |

| CSb | RS | RDb | WRb | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> |
|-----|----|-----|-----|-----------------|-----------------|-----------------|
| 0   | 1  | 1   | 0   | 0               | 1               | 1               |

| D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub> | D <sub>2</sub> | D <sub>1</sub> | D <sub>0</sub>                          |
|----------------|----------------|----------------|----------------|----------------|----------------|----------------|-----------------------------------------|
| 1              | 0              | 0              | 1              | *              | *              | *              | PC <sub>24</sub> /<br>PC <sub>104</sub> |

| CSb | RS | RDb | WRb | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> |
|-----|----|-----|-----|-----------------|-----------------|-----------------|
| 0   | 1  | 1   | 0   | 0               | 1               | 1               |

| D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub>                          | D <sub>2</sub>                          | D <sub>1</sub>                          | D <sub>0</sub>                          |
|----------------|----------------|----------------|----------------|-----------------------------------------|-----------------------------------------|-----------------------------------------|-----------------------------------------|
| 1              | 0              | 1              | 0              | PC <sub>33</sub> /<br>PC <sub>113</sub> | PC <sub>32</sub> /<br>PC <sub>112</sub> | PC <sub>31</sub> /<br>PC <sub>111</sub> | PC <sub>30</sub> /<br>PC <sub>110</sub> |

| CSb | RS | RDb | WRb | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> |
|-----|----|-----|-----|-----------------|-----------------|-----------------|
| 0   | 1  | 1   | 0   | 0               | 1               | 1               |

| D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub> | D <sub>2</sub> | D <sub>1</sub> | D <sub>0</sub>                          |
|----------------|----------------|----------------|----------------|----------------|----------------|----------------|-----------------------------------------|
| 1              | 0              | 1              | 1              | *              | *              | *              | PC <sub>34</sub> /<br>PC <sub>114</sub> |

| CSb | RS | RDb | WRb | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> |
|-----|----|-----|-----|-----------------|-----------------|-----------------|
| 0   | 1  | 1   | 0   | 0               | 1               | 1               |

| D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub>                          | D <sub>2</sub>                          | D <sub>1</sub>                          | D <sub>0</sub>                          |
|----------------|----------------|----------------|----------------|-----------------------------------------|-----------------------------------------|-----------------------------------------|-----------------------------------------|
| 1              | 1              | 0              | 0              | PC <sub>43</sub> /<br>PC <sub>123</sub> | PC <sub>42</sub> /<br>PC <sub>122</sub> | PC <sub>41</sub> /<br>PC <sub>121</sub> | PC <sub>40</sub> /<br>PC <sub>120</sub> |

| CSb | RS | RDb | WRb | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> |
|-----|----|-----|-----|-----------------|-----------------|-----------------|
| 0   | 1  | 1   | 0   | 0               | 1               | 1               |

| D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub> | D <sub>2</sub> | D <sub>1</sub> | D <sub>0</sub>                          |
|----------------|----------------|----------------|----------------|----------------|----------------|----------------|-----------------------------------------|
| 1              | 1              | 0              | 1              | *              | *              | *              | PC <sub>44</sub> /<br>PC <sub>124</sub> |

| CSb | RS | RDb | WRb | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> |
|-----|----|-----|-----|-----------------|-----------------|-----------------|
| 0   | 1  | 1   | 0   | 1               | 0               | 0               |

| D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub>                          | D <sub>2</sub>                          | D <sub>1</sub>                          | D <sub>0</sub>                          |
|----------------|----------------|----------------|----------------|-----------------------------------------|-----------------------------------------|-----------------------------------------|-----------------------------------------|
| 0              | 0              | 0              | 0              | PC <sub>53</sub> /<br>PC <sub>133</sub> | PC <sub>52</sub> /<br>PC <sub>132</sub> | PC <sub>51</sub> /<br>PC <sub>131</sub> | PC <sub>50</sub> /<br>PC <sub>130</sub> |

| CSb | RS | RDb | WRb | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> |
|-----|----|-----|-----|-----------------|-----------------|-----------------|
| 0   | 1  | 1   | 0   | 1               | 0               | 0               |

| D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub> | D <sub>2</sub> | D <sub>1</sub> | D <sub>0</sub>                          |
|----------------|----------------|----------------|----------------|----------------|----------------|----------------|-----------------------------------------|
| 0              | 0              | 0              | 1              | *              | *              | *              | PC <sub>54</sub> /<br>PC <sub>134</sub> |

| CSb | RS | RDb | WRb | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> |
|-----|----|-----|-----|-----------------|-----------------|-----------------|
| 0   | 1  | 1   | 0   | 1               | 0               | 0               |

| D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub>                          | D <sub>2</sub>                          | D <sub>1</sub>                          | D <sub>0</sub>                          |
|----------------|----------------|----------------|----------------|-----------------------------------------|-----------------------------------------|-----------------------------------------|-----------------------------------------|
| 0              | 0              | 1              | 0              | PC <sub>63</sub> /<br>PC <sub>143</sub> | PC <sub>62</sub> /<br>PC <sub>142</sub> | PC <sub>61</sub> /<br>PC <sub>141</sub> | PC <sub>60</sub> /<br>PC <sub>140</sub> |

| CSb | RS | RDb | WRb | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> |
|-----|----|-----|-----|-----------------|-----------------|-----------------|
| 0   | 1  | 1   | 0   | 1               | 0               | 0               |

| D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub> | D <sub>2</sub> | D <sub>1</sub> | D <sub>0</sub>                          |
|----------------|----------------|----------------|----------------|----------------|----------------|----------------|-----------------------------------------|
| 0              | 0              | 1              | 1              | *              | *              | *              | PC <sub>64</sub> /<br>PC <sub>144</sub> |

| CSb | RS | RDb | WRb | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> |
|-----|----|-----|-----|-----------------|-----------------|-----------------|
| 0   | 1  | 1   | 0   | 1               | 0               | 0               |

| D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub>                          | D <sub>2</sub>                          | D <sub>1</sub>                          | D <sub>0</sub>                          |
|----------------|----------------|----------------|----------------|-----------------------------------------|-----------------------------------------|-----------------------------------------|-----------------------------------------|
| 0              | 1              | 0              | 0              | PC <sub>73</sub> /<br>PC <sub>153</sub> | PC <sub>72</sub> /<br>PC <sub>152</sub> | PC <sub>71</sub> /<br>PC <sub>151</sub> | PC <sub>70</sub> /<br>PC <sub>150</sub> |

| CSb | RS | RDb | WRb | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> |
|-----|----|-----|-----|-----------------|-----------------|-----------------|
| 0   | 1  | 1   | 0   | 1               | 0               | 0               |

| D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub> | D <sub>2</sub> | D <sub>1</sub> | D <sub>0</sub>                          |
|----------------|----------------|----------------|----------------|----------------|----------------|----------------|-----------------------------------------|
| 0              | 1              | 0              | 1              | *              | *              | *              | PC <sub>74</sub> /<br>PC <sub>154</sub> |

Gradation Palette Table (Variable gradation mode, PWM="0" and MON="0")

(Palette Aj, Palette Bj, Palette Cj, (j=0 to 15))

| Palette Value | Gradation Level | Note                              | Palette Value | Gradation Level | Note                               |
|---------------|-----------------|-----------------------------------|---------------|-----------------|------------------------------------|
| 0 0 0 0 0     | 0/31            | Gradation Palette 0 Initial Value | 1 0 0 0 0     | 16/31           |                                    |
| 0 0 0 0 1     | 1/31            |                                   | 1 0 0 0 1     | 17/31           | Gradation Palette 8 Initial Value  |
| 0 0 0 1 0     | 2/31            |                                   | 1 0 0 1 0     | 18/31           |                                    |
| 0 0 0 1 1     | 3/31            | Gradation Palette 1 Initial Value | 1 0 0 1 1     | 19/31           | Gradation Palette 9 Initial Value  |
| 0 0 1 0 0     | 4/31            |                                   | 1 0 1 0 0     | 20/31           |                                    |
| 0 0 1 0 1     | 5/31            | Gradation Palette2 Initial Value  | 1 0 1 0 1     | 21/31           | Gradation Palette 10 Initial Value |
| 0 0 1 1 0     | 6/31            |                                   | 1 0 1 1 0     | 22/31           |                                    |
| 0 0 1 1 1     | 7/31            | Gradation Palette 3 Initial Value | 1 0 1 1 1     | 23/31           | Gradation Palette 11 Initial Value |
| 0 1 0 0 0     | 8/31            |                                   | 1 1 0 0 0     | 24/31           |                                    |
| 0 1 0 0 1     | 9/31            | Gradation Palette 4 Initial Value | 1 1 0 0 1     | 25/31           | Gradation Palette 12 Initial Value |
| 0 1 0 1 0     | 10/31           |                                   | 1 1 0 1 0     | 26/31           |                                    |
| 0 1 0 1 1     | 11/31           | Gradation Palette 5 Initial Value | 1 1 0 1 1     | 27/31           | Gradation Palette 13 Initial Value |
| 0 1 1 0 0     | 12/31           |                                   | 1 1 1 0 0     | 28/31           |                                    |
| 0 1 1 0 1     | 13/31           | Gradation Palette 6 Initial Value | 1 1 1 0 1     | 29/31           | Gradation Palette 14 Initial Value |
| 0 1 1 1 0     | 14/31           |                                   | 1 1 1 1 0     | 30/31           |                                    |
| 0 1 1 1 1     | 15/31           | Gradation Palette 7 Initial Value | 1 1 1 1 1     | 31/31           | Gradation Palette 15 Initial Value |

(31-16)Initial COM line

The "Initial COM line" instruction is used to specify the common driver that starts scanning the display data. The line address, corresponding to the initial COM line, is specified by the "Initial display line" instruction.

| CSb | RS | RDb | WRb | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> |
|-----|----|-----|-----|-----------------|-----------------|-----------------|
| 0   | 1  | 1   | 0   | 1               | 0               | 0               |

| D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub>  | D <sub>2</sub>  | D <sub>1</sub>  | D <sub>0</sub>  |
|----------------|----------------|----------------|----------------|-----------------|-----------------|-----------------|-----------------|
| 0              | 1              | 1              | 0              | SC <sub>3</sub> | SC <sub>2</sub> | SC <sub>1</sub> | SC <sub>0</sub> |

| SC3 | SC2 | SC1 | SC0 | Initial COM line (SHIFT=0) | Initial COM line (SHIFT=1) |
|-----|-----|-----|-----|----------------------------|----------------------------|
| 0   | 0   | 0   | 0   | COM <sub>0</sub>           | COM <sub>161</sub>         |
| 0   | 0   | 0   | 1   | COM <sub>1</sub>           | COM <sub>160</sub>         |
| 0   | 0   | 1   | 0   | COM <sub>9</sub>           | COM <sub>152</sub>         |
| 0   | 0   | 1   | 1   | COM <sub>14</sub>          | COM <sub>146</sub>         |
| 0   | 1   | 0   | 0   | COM <sub>17</sub>          | COM <sub>144</sub>         |
| 0   | 1   | 0   | 1   | COM <sub>25</sub>          | COM <sub>136</sub>         |
| 0   | 1   | 1   | 0   | COM <sub>33</sub>          | COM <sub>128</sub>         |
| 0   | 1   | 1   | 1   | COM <sub>41</sub>          | COM <sub>120</sub>         |
| 1   | 0   | 0   | 0   | COM <sub>49</sub>          | COM <sub>112</sub>         |
| 1   | 0   | 0   | 1   | COM <sub>57</sub>          | COM <sub>104</sub>         |
| 1   | 0   | 1   | 0   | COM <sub>65</sub>          | COM <sub>96</sub>          |
| 1   | 0   | 1   | 1   | COM <sub>73</sub>          | COM <sub>88</sub>          |
| 1   | 1   | 0   | 0   | COM <sub>122</sub>         | COM <sub>39</sub>          |
| 1   | 1   | 0   | 1   | COM <sub>130</sub>         | COM <sub>31</sub>          |
| 1   | 1   | 1   | 0   | COM <sub>138</sub>         | COM <sub>23</sub>          |
| 1   | 1   | 1   | 1   | COM <sub>146</sub>         | COM <sub>15</sub>          |

SHIFT=0: Positive scan direction  
SHIFT=1: Negative scan direction

(COM<sub>0</sub> → COM<sub>161</sub>)  
(COM<sub>161</sub> → COM<sub>0</sub>)

(31-17)Display clock / Duty-1

The "Display clock / Duty-1" instruction is used to enable or disable the display clocks (CL, FLM, FR, and CLK), and to control ON/OFF of the "Duty-1". For more detail about the "Duty-1", see (31-11) "Duty cycle ratio".

| CSb | RS | RDb | WRb | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> |
|-----|----|-----|-----|-----------------|-----------------|-----------------|
| 0   | 1  | 1   | 0   | 1               | 0               | 0               |

| D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub> | D <sub>2</sub> | D <sub>1</sub> | D <sub>0</sub> |
|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|
| 0              | 1              | 1              | 1              | *              | *              | DSE            | SON            |

SON=0: CL, FLM, FR, and CLK outputs level "0".  
SON=1: CL, FLM, FR, and CLK outputs are active.

DSE=0: Duty - 1 OFF  
DSE=1: Duty - 1 ON

## (31-18) Gradation mode control

The "Gradation mode control" is used to select display mode as follows.

| CSb | RS | RDb | WRb | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> |
|-----|----|-----|-----|-----------------|-----------------|-----------------|
| 0   | 1  | 1   | 0   | 1               | 0               | 0               |

| D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub> | D <sub>2</sub> | D <sub>1</sub> | D <sub>0</sub> |
|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|
| 1              | 0              | 0              | 0              | PWM            | C256           | FDC1           | FDC2           |

### ● PWM register

PWM=0: Variable gradation mode  
(Variable 16-gradation levels out of 32-gradation level of the gradation palette)  
PWM=1: Fixed gradation mode  
(Fixed 8-gradation levels)

### ● C256 register

C256=0 256-color mode OFF (4,096-color in the default setting)  
C256=1 256-color mode ON

### ● FDC1 and FDC2 register

| FDC1 | FDC2 | Boost Clock |
|------|------|-------------|
| 0    | 0    | ×1          |
| 0    | 1    | ×2          |
| 1    | 0    | ×4          |
| 1    | 1    | ×1/2        |

## (31-19)Data bus length

The "Data bus length" instruction is used to select the 8- or 16- bit data bus length and determine the internal or external oscillation. In the 16-bit data bus mode, instruction data must be 16-bit ( $D_{15}$  to  $D_0$ ) as well as display data. However, for the access to the instruction registers, the lower 8-bit data ( $D_7$  to  $D_0$ ) of the 16-bit data is valid. For the access to the DDRAM, all of the 16-bit data ( $D_{15}$  to  $D_0$ ) is valid.

| CSb | RS | RDb | WRb | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> |
|-----|----|-----|-----|-----------------|-----------------|-----------------|
| 0   | 1  | 1   | 0   | 1               | 0               | 0               |

| D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub> | D <sub>2</sub> | D <sub>1</sub> | D <sub>0</sub> |
|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|
| 1              | 0              | 0              | 1              | HSW            | ABS            | CKS            | WLS            |

### ● HSW register

HSW =0: High Speed access mode OFF.  
 HSW=1: High Speed access mode ON (only in the 8-bit data bus length).

### ● ABS register

ABS=0: ABS mode OFF (normal)  
 ABS=1: ABS Mode ON

### ● WLS register

WLS=0: 8-bit data bus length  
 WLS =1: 16-bit data bus length

### ● CKS register

CKS =0: Internal oscillation  
 (The OSC<sub>1</sub> terminal must be fixed "1" or "0".)  
 CKS =1: External oscillation  
 (By the external clock into the OSC<sub>1</sub> or external resistor between the OSC<sub>1</sub> and OSC<sub>2</sub>. OSC<sub>2</sub> should be open when clock is inputted from OSC<sub>1</sub>.)

## (31-20)EVR control

The “EVR control” instruction is used to fine-tune the LCD driving voltage ( $V_{LCD}$ ) so that it is possible to optimize the contrast level for a LCD panel.

This instruction must be programmed by upper 3-bit data first, next lower 4-bit data. And it becomes enabled when the lower 4-bit data is programmed, so that it can prevent unexpected high voltage for the  $V_{LCD}$  from being generated.

| CSb | RS | RD <sub>b</sub> | WR <sub>b</sub> | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> |
|-----|----|-----------------|-----------------|-----------------|-----------------|-----------------|
| 0   | 1  | 1               | 0               | 1               | 0               | 0               |

| D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub>  | D <sub>2</sub>  | D <sub>1</sub>  | D <sub>0</sub>  |
|----------------|----------------|----------------|----------------|-----------------|-----------------|-----------------|-----------------|
| 1              | 0              | 1              | 0              | DV <sub>3</sub> | DV <sub>2</sub> | DV <sub>1</sub> | DV <sub>0</sub> |

| CSb | RS | RD <sub>b</sub> | WR <sub>b</sub> | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> |
|-----|----|-----------------|-----------------|-----------------|-----------------|-----------------|
| 0   | 1  | 1               | 0               | 1               | 0               | 0               |

| D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub> | D <sub>2</sub>  | D <sub>1</sub>  | D <sub>0</sub>  |
|----------------|----------------|----------------|----------------|----------------|-----------------|-----------------|-----------------|
| 1              | 0              | 1              | 1              | *              | DV <sub>6</sub> | DV <sub>5</sub> | DV <sub>4</sub> |

| DV <sub>6</sub> | DV <sub>5</sub> | DV <sub>4</sub> | DV <sub>3</sub> | DV <sub>2</sub> | DV <sub>1</sub> | DV <sub>0</sub> | $V_{LCD}$ |
|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------|
| 0               | 0               | 0               | 0               | 0               | 0               | 0               | Low       |
| 0               | 0               | 0               | 0               | 0               | 0               | 1               | :         |
|                 |                 |                 | :               |                 |                 |                 | :         |
|                 |                 |                 | :               |                 |                 |                 | :         |
| 1               | 1               | 1               | 1               | 1               | 1               | 1               | High      |

The formula of the  $V_{LCD}$  is shown below.

$$V_{LCD} [V] = 0.5 \times V_{REG} + M (V_{REG} - 0.5 \times V_{REG}) / 127$$

$$V_{BA} = V_{EE} \times 0.9$$

$$V_{REG} = V_{REF} \times N$$

$V_{BA}$  : Output voltage of the reference voltage generator

$V_{REF}$  : Input voltage of the voltage regulator

$V_{REG}$  : Output voltage of the voltage regulator

N : Register value for the voltage booster

M : Register value for the EVR

(31-21)Frequency control

The "Frequency control" instruction is used to control the frame frequency for a LCD panel.

| CSb | RS | RDb | WRb | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> |
|-----|----|-----|-----|-----------------|-----------------|-----------------|
| 0   | 1  | 1   | 0   | 1               | 0               | 0               |

| D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub> | D <sub>2</sub>  | D <sub>1</sub>  | D <sub>0</sub>  |
|----------------|----------------|----------------|----------------|----------------|-----------------|-----------------|-----------------|
| 1              | 1              | 0              | 1              | *              | Rf <sub>2</sub> | Rf <sub>1</sub> | Rf <sub>0</sub> |

● Rfx register (x=0, 1, 2)

The "Rfx" register is used to determine the feed back resistor value for the internal oscillator and it is possible to adjust the frame frequency for the LCD modules.

| Rf 2 | Rf 1 | Rf 0 | Feedback resistor value |
|------|------|------|-------------------------|
| 0    | 0    | 0    | Reference value         |
| 0    | 0    | 1    | 0.8 x reference value   |
| 0    | 1    | 0    | 0.9 x reference value   |
| 0    | 1    | 1    | 1.1 x reference value   |
| 1    | 0    | 0    | 1.2 x reference value   |
| 1    | 0    | 1    | Inhibited               |
| 1    | 1    | 0    | Inhibited               |
| 1    | 1    | 1    | Inhibited               |

(31-22)Discharge ON/OFF

Discharge circuit is used to discharge the electric charge of the capacitors on the V<sub>1</sub> to V<sub>4</sub> and the V<sub>LCD</sub> terminals. The "Discharge ON/OFF" instruction is usually required just after the internal power supply is turned off by setting "0" into the "DCON" and "AMPON" registers, or just after the external power supply is turned off. During the discharge operation, the internal or external power supply must not be turned on.

| CSb | RS | RDb | WRb | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> |
|-----|----|-----|-----|-----------------|-----------------|-----------------|
| 0   | 1  | 1   | 0   | 1               | 0               | 0               |

| D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub> | D <sub>2</sub> | D <sub>1</sub> | D <sub>0</sub> |
|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|
| 1              | 1              | 1              | 0              | *              | *              | *              | DIS            |

DIS=0: Discharge OFF  
DIS=1: Discharge ON

## (31-23) Instruction register address

The "Instruction register address" is used to specify the instruction register address, so that it is possible to read out the contents of the instruction registers in combination with the "Instruction register read" instruction.

| CSb | RS | RDb | WRb | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> |
|-----|----|-----|-----|-----------------|-----------------|-----------------|
| 0   | 1  | 1   | 0   | 1               | 0               | 0               |

| D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub>  | D <sub>2</sub>  | D <sub>1</sub>  | D <sub>0</sub>  |
|----------------|----------------|----------------|----------------|-----------------|-----------------|-----------------|-----------------|
| 1              | 1              | 0              | 0              | RA <sub>3</sub> | RA <sub>2</sub> | RA <sub>1</sub> | RA <sub>0</sub> |

## (31-24) Instruction register read

The "Instruction register read" instruction is used to read out the contents of the instruction register in combination with the "Instruction register address" instruction.

| CSb | RS | RDb | WRb | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> |
|-----|----|-----|-----|-----------------|-----------------|-----------------|
| 0   | 1  | 0   | 1   | 0/1             | 0/1             | 0/1             |

| D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub>              | D <sub>2</sub> | D <sub>1</sub> | D <sub>0</sub> |
|----------------|----------------|----------------|----------------|-----------------------------|----------------|----------------|----------------|
| *              | *              | *              | *              | Internal register data read |                |                |                |

## (31-25) Window end column address

The "Window end column address" is used to specify the column address for the window end point. The lower 4-bit data is required to be programmed first and then the upper 4-bit data can be programmed.

| CSb | RS | RDb | WRb | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> |
|-----|----|-----|-----|-----------------|-----------------|-----------------|
| 0   | 1  | 1   | 0   | 1               | 0               | 1               |

| D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub>  | D <sub>2</sub>  | D <sub>1</sub>  | D <sub>0</sub>  |
|----------------|----------------|----------------|----------------|-----------------|-----------------|-----------------|-----------------|
| 0              | 0              | 0              | 0              | EX <sub>3</sub> | EX <sub>2</sub> | EX <sub>1</sub> | EX <sub>0</sub> |

| CSb | RS | RDb | WRb | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> |
|-----|----|-----|-----|-----------------|-----------------|-----------------|
| 0   | 1  | 1   | 0   | 1               | 0               | 1               |

| D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub>  | D <sub>2</sub>  | D <sub>1</sub>  | D <sub>0</sub>  |
|----------------|----------------|----------------|----------------|-----------------|-----------------|-----------------|-----------------|
| 0              | 0              | 0              | 1              | EX <sub>7</sub> | EX <sub>6</sub> | EX <sub>5</sub> | EX <sub>4</sub> |

## (31-26) Window end row address set

The "Window end row address" is used to specify the row address for the window end point. The lower 4-bit data is required to be programmed first and then the upper 4-bit data can be programmed.

| CSb | RS | RDb | WRb | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> |
|-----|----|-----|-----|-----------------|-----------------|-----------------|
| 0   | 1  | 1   | 0   | 1               | 0               | 1               |

| D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub>  | D <sub>2</sub>  | D <sub>1</sub>  | D <sub>0</sub>  |
|----------------|----------------|----------------|----------------|-----------------|-----------------|-----------------|-----------------|
| 0              | 0              | 1              | 0              | EY <sub>3</sub> | EY <sub>2</sub> | EY <sub>1</sub> | EY <sub>0</sub> |

| CSb | RS | RDb | WRb | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> |
|-----|----|-----|-----|-----------------|-----------------|-----------------|
| 0   | 1  | 1   | 0   | 1               | 0               | 1               |

| D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub>  | D <sub>2</sub>  | D <sub>1</sub>  | D <sub>0</sub>  |
|----------------|----------------|----------------|----------------|-----------------|-----------------|-----------------|-----------------|
| 0              | 0              | 1              | 1              | EY <sub>7</sub> | EY <sub>6</sub> | EY <sub>5</sub> | EY <sub>4</sub> |



## (31-27)Initial reverse line

The “Initial reverse line” instruction is used to specify the initial reverse line address for the reverse line display. Lower 4-bit data must be programmed first, next upper 4-bit data. It is programmed in between 00<sub>H</sub> and A1<sub>H</sub> and the line address beyond A1<sub>H</sub> is inhibited. The address relation: LSi < LEi (i=7 to 0) must be maintained in the reverse line display.

| CSb | RS | RDb | WRb | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> |
|-----|----|-----|-----|-----------------|-----------------|-----------------|
| 0   | 1  | 1   | 0   | 1               | 0               | 1               |

| D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub>  | D <sub>2</sub>  | D <sub>1</sub>  | D <sub>0</sub>  |
|----------------|----------------|----------------|----------------|-----------------|-----------------|-----------------|-----------------|
| 0              | 1              | 0              | 0              | LS <sub>3</sub> | LS <sub>2</sub> | LS <sub>1</sub> | LS <sub>0</sub> |

| CSb | RS | RDb | WRb | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> |
|-----|----|-----|-----|-----------------|-----------------|-----------------|
| 0   | 1  | 1   | 0   | 1               | 0               | 1               |

| D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub>  | D <sub>2</sub>  | D <sub>1</sub>  | D <sub>0</sub>  |
|----------------|----------------|----------------|----------------|-----------------|-----------------|-----------------|-----------------|
| 0              | 1              | 0              | 1              | LS <sub>7</sub> | LS <sub>6</sub> | LS <sub>5</sub> | LS <sub>4</sub> |

## (31-28)Last reverse line

The “Last reverse line” instruction is used to specify the last reverse line address for the reverse line display. Lower 4-bit must be programmed first, next upper 4-bit data. It is programmed in between 00<sub>H</sub> and A1<sub>H</sub> and the line address beyond A1<sub>H</sub> is inhibited. The address relation: LSi < LEi (i=7 to 0) must be maintained in the reverse line display.

| CSb | RS | RDb | WRb | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> |
|-----|----|-----|-----|-----------------|-----------------|-----------------|
| 0   | 1  | 1   | 0   | 1               | 0               | 1               |

| D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub>  | D <sub>2</sub>  | D <sub>1</sub>  | D <sub>0</sub>  |
|----------------|----------------|----------------|----------------|-----------------|-----------------|-----------------|-----------------|
| 0              | 1              | 1              | 0              | LE <sub>3</sub> | LE <sub>2</sub> | LE <sub>1</sub> | LE <sub>0</sub> |

| CSb | RS | RDb | WRb | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> |
|-----|----|-----|-----|-----------------|-----------------|-----------------|
| 0   | 1  | 1   | 0   | 1               | 0               | 1               |

| D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub>  | D <sub>2</sub>  | D <sub>1</sub>  | D <sub>0</sub>  |
|----------------|----------------|----------------|----------------|-----------------|-----------------|-----------------|-----------------|
| 0              | 1              | 1              | 1              | LE <sub>7</sub> | LE <sub>6</sub> | LE <sub>5</sub> | LE <sub>4</sub> |

## (31-29)Reverse line display ON/OFF

The “Reverse line display ON/OFF” is used to enable or disable the reverse line display for the blink operation and determine the reverse line display mode.

| CSb | RS | RDb | WRb | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> |
|-----|----|-----|-----|-----------------|-----------------|-----------------|
| 0   | 1  | 1   | 0   | 1               | 0               | 1               |

| D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub> | D <sub>2</sub> | D <sub>1</sub> | D <sub>0</sub> |
|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|
| 1              | 0              | 0              | 0              | *              | *              | BT             | LREV           |

### ● LREV register

The “LREV” register is used to enable or disable the reverse line display.


LREV =0: Reverse line display OFF (Normal)

LREV =1: Reverse line display ON



- BT register  
The “BT” register is used to determine the reverse line display mode in the reverse line display ON (LREV=1) status.

BT =0:        Normal reverse line display  
BT =1:        Blink once every 32 frames


Display examples in the LREV=“1” and BT=“1”



Blink once every 32 frames



Blink once every 32 frames



←Initial reverse line address

←Last reverse line address

## (31-30) Gradation Palette setting control

| CSb | RS | RDb | WRb | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> |
|-----|----|-----|-----|-----------------|-----------------|-----------------|
| 0   | 1  | 1   | 0   | 1               | 0               | 1               |

| D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub> | D <sub>2</sub> | D <sub>1</sub> | D <sub>0</sub> |
|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|
| 1              | 0              | 0              | 1              | *              | *              | *              | PS             |

PS=0: Lower 8 Gradation setting

PS=1: Upper 8 Gradation setting

## (31-31) PWM control

The "PWM control" is used to determine the PWM type for the segment waveforms, where the type can be specified for each of the SEGAI, SEGBI and SEGCi (i=0-127) drivers.

| CSb | RS | RDb | WRb | RE <sub>2</sub> | RE <sub>1</sub> | RE <sub>0</sub> |
|-----|----|-----|-----|-----------------|-----------------|-----------------|
| 0   | 1  | 1   | 0   | 1               | 0               | 1               |

| D <sub>7</sub> | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub> | D <sub>2</sub> | D <sub>1</sub> | D <sub>0</sub> |
|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|
| 1              | 0              | 1              | 0              | PWMS           | PWMA           | PWMB           | PWMC           |

### ● PWMS register

PWMS=0: Type 1

PWMS=1: Type 2


### ● PWMA, B and C registers

The "PWMA, PWMB and PWMC" registers are used to select the type 1-O or type 1-E.


PWMZ=0 (Z=A, B and C): Type 1-O

PWMZ=1 (Z=A, B and C): Type 1-E

### PWM type1 (PWMS="0")



### PWM type2 (PWMS="1")



(32) The relationship between Common drivers and row addresses

Row address assignment of common drivers is programmed by the “ SHIFT ” register of the “ Display control (1) ”, “ Duty cycle ratio ”, “ Internal display line ” and “ Initial COM line ” instructions

## **When initial display line is “0”**

If the “ SHIFT ” is “ 0 ”, the scan direction is normal. When the “ LA<sub>0</sub> to LA<sub>7</sub> ” registers of the “ Initial display line ” instruction is “ 0 ”, the “ MY ” corresponding to the initial COM line is “ 0 ” and is increasing during display.

## **When initial display line is not “0”**

If the “ SHIFT ” is “ 1 ”, the scan direction is inversed. When the “ LA<sub>0</sub> to LA<sub>7</sub> ” registers of the “ Initial display line ” instruction is not “ 0 ”, the “ MY ” corresponding to the initial COM line is this setting value and is increasing during display.

The following are examples of setting the start-line 0 or 5 at 1/163(DSE=0), 1/80(DSE=1), or 1/16(DSE=1) duty.

(32-1) Initial display line "0", 1/163 duty cycle (Common forward scan, DSE="0")

[illegible]


DS: Duty cycle ratio, SC: Initial COM line, LA: Initial display line

\*1 : 163<sup>rd</sup> COM period is not selected.

[illegible]

\*1 : 163<sup>rd</sup> COM period is not selected.

(32-3) Initial display line "0", 1/80 duty cycle (Common forward scan, DSE="1")



(32-4) Initial display line "0", 1/80 duty cycle (Common backward scan, DSE="1")

[illegible]

DS: Duty cycle ratio, SC: Initial COM line, LA: Initial display line




(32-5) Initial display line "0", 1/16 duty cycle (Common forward scan, DSE="1")

|                    |                 |                 |                 | SHIFT="0" (Common forward scan), DS <sub>31:2:1,0</sub> ="1111", LA <sub>7:0</sub> ="00000000" (Initial display line 0) DSE="1" |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
|--------------------|-----------------|-----------------|-----------------|---------------------------------------------------------------------------------------------------------------------------------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| SC <sub>3</sub>    | SC <sub>2</sub> | SC <sub>1</sub> | SC <sub>0</sub> | 0000                                                                                                                            | 0001 | 0010 | 0011 | 0100 | 0101 | 0110 | 0111 | 1000 | 1001 | 1010 | 1011 | 1100 | 1101 | 1110 | 1111 |
| COM <sub>0</sub>   |                 |                 |                 | 0                                                                                                                               |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>1</sub>   |                 |                 |                 | 0                                                                                                                               |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>2</sub>   |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| ...                |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>3</sub>   |                 |                 |                 |                                                                                                                                 |      | 0    |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>4</sub>   |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>5</sub>   |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>6</sub>   |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>7</sub>   |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>8</sub>   |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>9</sub>   |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>10</sub>  |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>11</sub>  |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>12</sub>  |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>13</sub>  |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>14</sub>  |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>15</sub>  |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>16</sub>  |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>17</sub>  |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>18</sub>  |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>19</sub>  |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>20</sub>  |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>21</sub>  |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>22</sub>  |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>23</sub>  |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>24</sub>  |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>25</sub>  |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>26</sub>  |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>27</sub>  |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>28</sub>  |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>29</sub>  |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>30</sub>  |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>31</sub>  |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>32</sub>  |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>33</sub>  |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>34</sub>  |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>35</sub>  |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>36</sub>  |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>37</sub>  |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>38</sub>  |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>39</sub>  |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>40</sub>  |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>41</sub>  |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>42</sub>  |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>43</sub>  |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>44</sub>  |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>45</sub>  |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>46</sub>  |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>47</sub>  |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>48</sub>  |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>49</sub>  |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>50</sub>  |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>51</sub>  |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>52</sub>  |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>53</sub>  |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>54</sub>  |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>55</sub>  |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>56</sub>  |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>57</sub>  |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>58</sub>  |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>59</sub>  |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>60</sub>  |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>61</sub>  |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>62</sub>  |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>63</sub>  |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>64</sub>  |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>65</sub>  |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>66</sub>  |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>67</sub>  |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>68</sub>  |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>69</sub>  |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>70</sub>  |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>71</sub>  |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>72</sub>  |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>73</sub>  |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>74</sub>  |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>75</sub>  |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>76</sub>  |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>77</sub>  |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>78</sub>  |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>79</sub>  |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>80</sub>  |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>81</sub>  |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| ...                |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>88</sub>  |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| ...                |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>121</sub> |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>122</sub> |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| ...                |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>130</sub> |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>131</sub> |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>132</sub> |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>133</sub> |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>134</sub> |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>135</sub> |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>136</sub> |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>137</sub> |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>138</sub> |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| ...                |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>145</sub> |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>146</sub> |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| ...                |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>153</sub> |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| ...                |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>160</sub> |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>161</sub> |                 |                 |                 |                                                                                                                                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |

DS: Duty cycle ratio, SC: Initial COM line, LA: Initial display line

(32-6) Initial display line “0”, 1/16 duty cycle (Common backward scan, DSE=“1”)



DS: Duty cycle ratio, SC: Initial COM line, LA: Initial display line

(32-7) Initial display line "5", 1/163 duty cycle (Common forward scan, DSE="0")

[illegible]

DS: Duty cycle ratio, SC: Initial COM line, LA: Initial display line


\*1 : 163<sup>rd</sup> COM period is not selected.

(32-8) Initial display line “5”, 1/163 duty cycle (Common backward scan, DSE=“0”)

| SHIFT="1"(Common backward scan), DS <sub>3,2,1,0</sub> ="0000", LA <sub>7,...,LA<sub>0</sub></sub> ="00000101"(Initial display line 5) DSE="0" |                 |                 |                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
|------------------------------------------------------------------------------------------------------------------------------------------------|-----------------|-----------------|-----------------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| SC <sub>3</sub>                                                                                                                                | SC <sub>2</sub> | SC <sub>1</sub> | SC <sub>0</sub> | 0000 | 0001 | 0010 | 0011 | 0100 | 0101 | 0110 | 0111 | 1000 | 1001 | 1010 | 1011 | 1100 | 1101 | 1110 | 1111 |
| COM <sub>0</sub>                                                                                                                               |                 |                 |                 | 4    | 3    | 157  | 151  | 149  | 141  | 133  | 125  | 117  | 109  | 101  | 93   | 44   | 36   | 28   | 20   |
| COM <sub>1</sub>                                                                                                                               |                 |                 |                 | ▲    | ▲    | ▲    | ▲    | ▲    | ▲    | ▲    | ▲    | ▲    | ▲    | ▲    | ▲    | ▲    | ▲    | ▲    | ▲    |
| COM <sub>2</sub>                                                                                                                               |                 |                 |                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>3</sub>                                                                                                                               |                 |                 |                 |      | 0    |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>4</sub>                                                                                                                               |                 |                 |                 | 0    | 161  |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>5</sub>                                                                                                                               |                 |                 |                 | 161  |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| ...                                                                                                                                            |                 |                 |                 | ▲    | ▲    |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>115</sub>                                                                                                                             |                 |                 |                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      | 5    |
| COM <sub>116</sub>                                                                                                                             |                 |                 |                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      | ▲    |
| COM <sub>117</sub>                                                                                                                             |                 |                 |                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      | 0    |
| COM <sub>118</sub>                                                                                                                             |                 |                 |                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      | 161  |
| COM <sub>119</sub>                                                                                                                             |                 |                 |                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>120</sub>                                                                                                                             |                 |                 |                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>121</sub>                                                                                                                             |                 |                 |                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>122</sub>                                                                                                                             |                 |                 |                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>123</sub>                                                                                                                             |                 |                 |                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>124</sub>                                                                                                                             |                 |                 |                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>125</sub>                                                                                                                             |                 |                 |                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>126</sub>                                                                                                                             |                 |                 |                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>127</sub>                                                                                                                             |                 |                 |                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>128</sub>                                                                                                                             |                 |                 |                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>129</sub>                                                                                                                             |                 |                 |                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>130</sub>                                                                                                                             |                 |                 |                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>131</sub>                                                                                                                             |                 |                 |                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>132</sub>                                                                                                                             |                 |                 |                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>133</sub>                                                                                                                             |                 |                 |                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>134</sub>                                                                                                                             |                 |                 |                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>135</sub>                                                                                                                             |                 |                 |                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>136</sub>                                                                                                                             |                 |                 |                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| ...                                                                                                                                            |                 |                 |                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>148</sub>                                                                                                                             |                 |                 |                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>149</sub>                                                                                                                             |                 |                 |                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>150</sub>                                                                                                                             |                 |                 |                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>151</sub>                                                                                                                             |                 |                 |                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>152</sub>                                                                                                                             |                 |                 |                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>153</sub>                                                                                                                             |                 |                 |                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>154</sub>                                                                                                                             |                 |                 |                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>155</sub>                                                                                                                             |                 |                 |                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>156</sub>                                                                                                                             |                 |                 |                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>157</sub>                                                                                                                             |                 |                 |                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>158</sub>                                                                                                                             |                 |                 |                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>159</sub>                                                                                                                             |                 |                 |                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>160</sub>                                                                                                                             |                 |                 |                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| COM <sub>161</sub>                                                                                                                             |                 |                 |                 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| (163 <sup>rd</sup> COM period) *1                                                                                                              | 161             | 161             | 161             | 161  | 161  | 161  | 161  | 161  | 161  | 161  | 161  | 161  | 161  | 161  | 161  | 161  | 161  | 161  | 161  |


DS: Duty cycle ratio, SC: Initial COM line, LA: Initial display line  
\*1 : 163<sup>rd</sup> COM period is not selected.

## (32-9) Initial display line "5", 1/80 duty cycle (Common forward scan, DSE="1")



DS: Duty cycle ratio, SC: Initial COM line, LA: Initial display line

(32-10)Initial display line “5”, 1/80 duty cycle (Common backward scan, DSE=“1”)



DS: Duty cycle ratio, SC: Initial COM line, LA: Initial display line

(32-11) Initial display line "5", 1/16 duty cycle (Common forward scan, DSE="1")

[illegible]

DS: Duty cycle ratio, SC: Initial COM line, LA: Initial display line

[illegible]

DS: Duty cycle ratio, SC: Initial COM line, LA: Initial display line



## ■ ABSOLUTE MAXIMUM RATINGS

| PARAMETER           | SYMBOL               | CONDITION                           | TERMINAL             | RATING                  | UNIT        |
|---------------------|----------------------|-------------------------------------|----------------------|-------------------------|-------------|
| Supply Voltage (1)  | $V_{DD}$             | $V_{SS}=0V$<br>$T_a = +25^{\circ}C$ | $V_{DD}$             | -0.3 to +4.0            | V           |
| Supply Voltage (2)  | $V_{EE}$             |                                     | $V_{EE}$             | -0.3 to +4.0            | V           |
| Supply Voltage (3)  | $V_{OUT}$            |                                     | $V_{OUT}$            | -0.3 to +19.0           | V           |
| Supply Voltage (4)  | $V_{REG}$            |                                     | $V_{REG}$            | -0.3 to +19.0           | V           |
| Supply Voltage (5)  | $V_{LCD}$            |                                     | $V_{LCD}$            | -0.3 to +19.0           | V           |
| Supply Voltage (6)  | $V_1, V_2, V_3, V_4$ |                                     | $V_1, V_2, V_3, V_4$ | -0.3 to $V_{LCD} + 0.3$ | V           |
| Input Voltage       | $V_I$                |                                     | *1                   | -0.3 to $V_{DD} + 0.3$  | V           |
| Storage Temperature | $T_{stg}$            |                                     |                      | -45 to +125             | $^{\circ}C$ |

Note 1)  $D_0$  to  $D_{15}$ , CSb, RS, RDb, WRb, OSC<sub>1</sub>, RESb, TEST<sub>1</sub>, TEST<sub>2</sub>, terminals.

Note 2) To stabilize the voltage booster operation, decoupling capacitors must be connected between the  $V_{DD}$  and  $V_{SS}$  pins and between the  $V_{EE}$  and  $V_{SSH}$  pins.

## ■ RECOMMENDED OPERATING CONDITIONS

| PARAMETER             | SYMBOL    | TERMINAL  | MIN | TYP | MAX                  | UNIT        | NOTE |
|-----------------------|-----------|-----------|-----|-----|----------------------|-------------|------|
| Supply Voltage        | $V_{DD1}$ | $V_{DD}$  | 1.7 |     | 3.3                  | V           | *1   |
|                       | $V_{DD2}$ |           | 2.4 |     | 3.3                  | V           | *2   |
|                       | $V_{EE}$  | $V_{EE}$  | 2.4 |     | 3.3                  | V           | *3   |
| Operating Voltage     | $V_{LCD}$ | $V_{LCD}$ | 5   |     | 18.0                 | V           | *4   |
|                       | $V_{OUT}$ | $V_{OUT}$ |     |     | 18.0                 | V           |      |
|                       | $V_{REG}$ | $V_{REG}$ |     |     | $V_{OUT} \times 0.9$ | V           |      |
|                       | $V_{REF}$ | $V_{REF}$ | 2.1 |     | 3.3                  | V           | *5   |
| Operating Temperature | $T_{opr}$ |           | -30 |     | 85                   | $^{\circ}C$ |      |

Note1) Applies to the condition when the reference voltage generator is not used.

Note2) Applies to the condition when the reference voltage generator is used.

Note3) Applies to the condition when the voltage booster is used.

Note4) The following relationship among the supply voltages must be maintained.

$$V_{SS} < V_4 < V_3 < V_2 < V_1 < V_{LCD} \leq V_{OUT}$$

Note5) The relationship:  $V_{REF} < V_{EE}$  must be maintained.

## DC CHARACTERISTICS 1

$V_{SS} = 0V$ ,  $V_{DD} = +1.7$  to  $+3.3V$ ,  $T_a = -30$  to  $+85^{\circ}C$


| PARAMETER                        | SYM BOL    | CONDITION                                                                                    | MIN                              | TYP                  | MAX                              | UNIT       | NOTE |
|----------------------------------|------------|----------------------------------------------------------------------------------------------|----------------------------------|----------------------|----------------------------------|------------|------|
| High level input voltage         | $V_{IH}$   |                                                                                              | $0.8 V_{DD}$                     |                      | $V_{DD}$                         | V          | *1   |
| Low level input voltage          | $V_{IL}$   |                                                                                              | 0                                |                      | $0.2V_{DD}$                      | V          | *1   |
| High level output voltage        | $V_{OH1}$  | $I_{OH} = -0.4mA$                                                                            | $V_{DD} - 0.4$                   |                      |                                  | V          | *2   |
| Low level output voltage         | $V_{OL1}$  | $I_{OL} = 0.4mA$                                                                             |                                  |                      | 0.4                              | V          | *2   |
| High level output voltage        | $V_{OH2}$  | $I_{OH} = -0.1mA$                                                                            | $V_{DD} - 0.4$                   |                      |                                  | V          | *3   |
| Low level output voltage         | $V_{OL2}$  | $I_{OL} = 0.1mA$                                                                             |                                  |                      | 0.4                              | V          | *3   |
| Input leakage current            | $I_{LI}$   | $V_I = V_{SS}$ or $V_{DD}$                                                                   | -10                              |                      | 10                               | $\mu A$    | *4   |
| Output leakage current           | $I_{LO}$   | $V_I = V_{SS}$ or $V_{DD}$                                                                   | -10                              |                      | 10                               | $\mu A$    | *5   |
| Driver ON-resistance             | $R_{ON1}$  | $ \Delta V_{ON}  = 0.5V$                                                                     | $V_{LCD} = 10V$                  | 1                    | 2                                | k $\Omega$ | *6   |
|                                  |            |                                                                                              | $V_{LCD} = 6V$                   | 2                    | 4                                |            |      |
| Stand-by current                 | $I_{STB}$  | $CSb = V_{DD}$ , $T_a = 25^{\circ}C$                                                         | $V_{DD} = 3V$                    |                      | 15                               | $\mu A$    | *7   |
| Internal oscillation Frequency   | $f_{OSC1}$ | $V_{DD} = 3V$<br>$T_a = 25^{\circ}C$                                                         | 625                              | 763                  | 900                              | kHz        | *8   |
|                                  | $f_{OSC2}$ |                                                                                              | 141                              | 172                  | 203                              |            | *9   |
|                                  | $f_{OSC3}$ |                                                                                              | 20.5                             | 25                   | 29.5                             |            | *10  |
| External oscillation Frequency   | $f_{r1}$   | $R_f = 10k\Omega$                                                                            |                                  | 750                  |                                  | kHz        | *11  |
|                                  | $f_{r2}$   | $R_f = 51k\Omega$                                                                            |                                  | 185                  |                                  |            |      |
|                                  | $f_{r3}$   | $R_f = 390k\Omega$                                                                           |                                  | 27.2                 |                                  |            |      |
| Voltage converter output voltage | $V_{OUT}$  | N-time booster ( $N=2$ to $7$ )<br>$R_L = 500k\Omega$ ( $V_{OUT} - V_{SS}$ )                 | $(N \times V_{EE}) \times 0.95$  |                      |                                  | V          | *12  |
| Supply current (1)               | $I_{DD1}$  | $V_{DD} = 2.5V$ , 7-time booster<br>Whole ON pattern                                         |                                  | 870                  | 1300                             | $\mu A$    | *13  |
| Supply current (2)               | $I_{DD2}$  | $V_{DD} = 2.5V$ , 7-time booster<br>Checker pattern                                          |                                  | 1060                 | 1590                             |            |      |
| Supply current (3)               | $I_{DD3}$  | $V_{DD} = 3V$ , 6-time booster<br>Whole ON pattern                                           |                                  | 760                  | 1140                             |            |      |
| Supply current (4)               | $I_{DD4}$  | $V_{DD} = 3V$ , 6-time booster<br>Checker pattern                                            |                                  | 930                  | 1400                             |            |      |
| Supply current (5)               | $I_{DD5}$  | $V_{DD} = 3V$ , 5-time booster<br>Whole ON pattern                                           |                                  | 520                  | 780                              |            |      |
| Supply current (6)               | $I_{DD6}$  | $V_{DD} = 3V$ , 5-time booster<br>Checker pattern                                            |                                  | 650                  | 980                              |            |      |
| Supply current (7)               | $I_{DD7}$  | $V_{DD} = 3V$ , 4-time booster<br>Whole ON pattern                                           |                                  | 360                  | 540                              |            |      |
| Supply current (8)               | $I_{DD8}$  | $V_{DD} = 3V$ , 4-time booster<br>Checker pattern                                            |                                  | 450                  | 680                              |            |      |
| $V_{BA}$ Operating voltage       | $V_{BA}$   | $V_{EE} = 2.4$ to $3.3V$                                                                     | $(0.9 V_{EE}) \times 0.98$       | $0.9 V_{EE}$         | $(0.9 V_{EE}) \times 1.02$       | V          | *14  |
| $V_{REG}$ Operating voltage      | $V_{REG}$  | $V_{EE} = 2.4$ to $3.3V$<br>$V_{REF} = 0.9 \times V_{EE}$<br>N-time booster ( $N=2$ to $7$ ) | $(V_{REF} \times N) \times 0.97$ | $(V_{REF} \times N)$ | $(V_{REF} \times N) \times 1.03$ | V          | *15  |
| Output Voltage                   | $V_2$      |                                                                                              | -100                             | 0                    | +100                             | mV         | *16  |
|                                  | $V_3$      |                                                                                              | -100                             | 0                    | +100                             |            |      |
|                                  | $V_{D12}$  |                                                                                              | -30                              | 0                    | +30                              |            |      |
|                                  | $V_{D34}$  |                                                                                              | -30                              | 0                    | +30                              |            |      |
|                                  | $V_{D24}$  |                                                                                              | -30                              | 0                    | +30                              |            |      |

■ CLOCK and FRAME FREQUENCY

| PARAMETER      | SYMBOL    | Display mode                | Display duty cycle ratio (1/D) <DSE=0> |                             |                             |                             | NOTE |
|----------------|-----------|-----------------------------|----------------------------------------|-----------------------------|-----------------------------|-----------------------------|------|
|                |           |                             | 1/163 to 1/97                          | 1/81 to 1/57                | 1/49 to 1/33                | 1/25 to 1/17                |      |
| Internal clock | $f_{OSC}$ | 16 Gradation mode           | $f_{OSC} / (62xD)$                     | $f_{OSC} / (62xD \times 2)$ | $f_{OSC} / (62xD \times 4)$ | $f_{OSC} / (62xD \times 8)$ | FLM  |
|                |           | Simplified 8 gradation mode | $f_{OSC} / (14xD)$                     | $f_{OSC} / (14xD \times 2)$ | $f_{OSC} / (14xD \times 4)$ | $f_{OSC} / (14xD \times 8)$ |      |
|                |           | B&W mode                    | $f_{OSC} / (2xD)$                      | $f_{OSC} / (2xD \times 2)$  | $f_{OSC} / (2xD \times 4)$  | $f_{OSC} / (2xD \times 8)$  |      |
| External clock | $f_{CK}$  | 16 Gradation mode           | $f_{CK} / (62xD)$                      | $f_{CK} / (62xD \times 2)$  | $f_{CK} / (62xD \times 4)$  | $f_{CK} / (62xD \times 8)$  |      |
|                |           | Simplified 8 gradation mode | $f_{CK} / (14xD)$                      | $f_{CK} / (14xD \times 2)$  | $f_{CK} / (14xD \times 4)$  | $f_{CK} / (14xD \times 8)$  |      |
|                |           | B&W mode                    | $f_{CK} / (2xD)$                       | $f_{CK} / (2xD \times 2)$   | $f_{CK} / (2xD \times 4)$   | $f_{CK} / (2xD \times 8)$   |      |


## APPLIED TERMINALS and CONDITIONS

- Note 1)  $D_0$ - $D_{15}$ , CSb, RS, RDb, WRb, P/S, SEL68, RESb  
 Note 2)  $D_0$ - $D_{15}$   
 Note 3) CL, FLM, FR, CLK  
 Note 4) CSb, RS, SEL68, RDb, WRb, P/S, RESb, OSC<sub>1</sub>  
 Note 5)  $D_0$ - $D_{15}$  in the high impedance
- Note 6) SEGA<sub>0</sub>-SEGA<sub>127</sub>, SEGB<sub>0</sub>-SEGB<sub>127</sub>, SEGC<sub>0</sub>-SEGC<sub>127</sub>, COM<sub>0</sub>-COM<sub>161</sub>  
 - Defines the resistance between the COM/SEG terminals and each of the power supply terminals ( $V_{LCD}$ ,  $V_1$ ,  $V_2$ ,  $V_3$  and  $V_4$ ) at the condition of 0.5V deference and 1/9 LCD bias ratio.
- Note 7)  $V_{DD}$   
 - The oscillator is halted, CSb="1" (disabled), No-load on the COM/SEG drivers
- Note 8) OSC  
 - Defines the internal oscillation frequency at ( $Rf_2$ ,  $Rf_1$ ,  $Rf_0$ )=(0,0,0) in the variable gradation mode.
- Note 9) OSC  
 - Defines the internal oscillation frequency at ( $Rf_2$ ,  $Rf_1$ ,  $Rf_0$ )=(0,0,0) in the fixed gradation mode.
- Note 10) OSC  
 - Defines the internal oscillation frequency at ( $Rf_2$ ,  $Rf_1$ ,  $Rf_0$ )=(0,0,0) in the Black & White mode.
- Note 11)  $V_{DD}$ =3V, Ta=25°C
- Note 12)  $V_{OUT}$   
 - Applies to the condition when the internal voltage booster, the internal oscillator and internal power circuits are used.  
 -  $V_{EE}$ =2.4V to 3.3V, EVR= (1,1,1,1,1,1,1), 1/5 to 1/12 LCD bias, 1/163 duty cycle, No-load on COM/SEG drivers.  
 - RL=500KΩ between the  $V_{OUT}$  and the  $V_{SS}$ , CA<sub>1</sub>=CA<sub>2</sub>=1.0uF, CA<sub>3</sub>=0.1uF, DCON="1", AMPON="1"
- Note 13)  $V_{DD}$   
 - Applies to the condition when using the internal oscillator and internal power circuits, no access between the LSI and MPU.  
 - EVR= (1,1,1,1,1,1,1), All pixels turned-on or checkerboard display in gradation mode. No-load on the COM/SEG drivers.  
 -  $V_{DD}$ = $V_{EE}$ ,  $V_{REF}$ =0.9 $V_{EE}$ , CA<sub>1</sub>=CA<sub>2</sub>=1.0uF, CA<sub>3</sub>=0.1uF, DCON="1", AMPON="1", NLIN="0" 1/163 Duty cycle, Ta=25°C
- Note 14)  $V_{BA}$   
 - Applies to the condition that  $V_{BA}$ = $V_{REF}$  and voltage booster N= 1. When DCON="0",  $V_{OUT}$ =13.5V input.
- Note 15)  $V_{REG}$   
 -  $V_{EE}$ =2.4V to 3.3V,  $V_{REF}$ =0.9 $V_{EE}$ ,  $V_{OUT}$ =18V, 1/5 to 1/12 LCD bias ratio, 1/163 duty cycle, EVR=(1,1,1,1,1,1,1)  
 - Checkerboard display, No-load on the COM/SEG drivers, the voltage booster N=2 to 7 CA<sub>1</sub>=CA<sub>2</sub>=1.0uF, CA<sub>3</sub>=0.1uF, DCON="0", AMPON="1", NLIN="0"
- Note 16)  $V_{LCD}$ ,  $V_1$ ,  $V_2$ ,  $V_3$ ,  $V_4$   
 -  $V_{EE}$ =3.0V,  $V_{REF}$ =0.9 $V_{EE}$ ,  $V_{OUT}$ =15V, 1/5 to 1/12 LCD Bias, EVR= (1,1,1,1,1,1,1), Display OFF, No-load on the COM/SEG drivers, voltage booster N=5, CA<sub>1</sub>=CA<sub>2</sub>=1.0uF, CA<sub>3</sub>=0.1uF, DCON="0", AMPON="1"



## ■ AC CHARACTERISTICS

### ● Write operation (80-type MPU)



( $V_{DD}=2.5$  to  $3.3V$ ,  $T_a=-30$  to  $+85^{\circ}C$ )

| PARAMETER                    | SYMBOL      | CONDITION | MIN. | MAX. | UNIT | TERMINAL                          |
|------------------------------|-------------|-----------|------|------|------|-----------------------------------|
| Address hold time            | $t_{AH8}$   |           | 0    |      | ns   | CSb                               |
| Address setup time           | $t_{AS8}$   |           | 0    |      | ns   | RS                                |
| System cycle time            | $t_{CYC8}$  |           | 90   |      | ns   | WRb                               |
| Enable "L" level pulse width | $t_{WRLW8}$ |           | 35   |      | ns   |                                   |
| Enable "H" level pulse width | $t_{WRHW8}$ |           | 35   |      | ns   |                                   |
| Data setup time              | $t_{DS8}$   |           | 30   |      | ns   | D <sub>0</sub> to D <sub>15</sub> |
| Data hold time               | $t_{DH8}$   |           | 5    |      | ns   |                                   |

( $V_{DD}=2.2$  to  $2.5V$ ,  $T_a=-30$  to  $+85^{\circ}C$ )


| PARAMETER                    | SYMBOL      | CONDITION | MIN. | MAX. | UNIT | TERMINAL                          |
|------------------------------|-------------|-----------|------|------|------|-----------------------------------|
| Address hold time            | $t_{AH8}$   |           | 0    |      | ns   | CSb                               |
| Address setup time           | $t_{AS8}$   |           | 0    |      | ns   | RS                                |
| System cycle time            | $t_{CYC8}$  |           | 160  |      | ns   | WRb                               |
| Enable "L" level pulse width | $t_{WRLW8}$ |           | 70   |      | ns   |                                   |
| Enable "H" level pulse width | $t_{WRHW8}$ |           | 70   |      | ns   |                                   |
| Data setup time              | $t_{DS8}$   |           | 40   |      | ns   | D <sub>0</sub> to D <sub>15</sub> |
| Data hold time               | $t_{DH8}$   |           | 5    |      | ns   |                                   |

( $V_{DD}=1.7$  to  $2.2V$ ,  $T_a=-30$  to  $+85^{\circ}C$ )

| PARAMETER                    | SYMBOL      | CONDITION | MIN. | MAX. | UNIT | TERMINAL                          |
|------------------------------|-------------|-----------|------|------|------|-----------------------------------|
| Address hold time            | $t_{AH8}$   |           | 0    |      | ns   | CSb                               |
| Address setup time           | $t_{AS8}$   |           | 0    |      | ns   | RS                                |
| System cycle time            | $t_{CYC8}$  |           | 180  |      | ns   | WRb                               |
| Enable "L" level pulse width | $t_{WRLW8}$ |           | 80   |      | ns   |                                   |
| Enable "H" level pulse width | $t_{WRHW8}$ |           | 80   |      | ns   |                                   |
| Data setup time              | $t_{DS8}$   |           | 70   |      | ns   | D <sub>0</sub> to D <sub>15</sub> |
| Data hold time               | $t_{DH8}$   |           | 10   |      | ns   |                                   |

Note) Each timing is specified based on 20% and 80% of  $V_{DD}$ .

## ● Read operation (80-type MPU)



( $V_{DD}=2.5$  to  $3.3V$ ,  $T_a=-30$  to  $+85^{\circ}C$ )

| PARAMETER                    | SYMBOL      | CONDITION | MIN. | MAX. | UNIT | TERMINAL                          |
|------------------------------|-------------|-----------|------|------|------|-----------------------------------|
| Address hold time            | $t_{AH8}$   |           | 0    |      | ns   | CSb                               |
| Address setup time           | $t_{AS8}$   |           | 0    |      | ns   | RS                                |
| System cycle time            | $t_{CYC8}$  |           | 180  |      | ns   |                                   |
| Enable "L" level pulse width | $t_{WRLR8}$ |           | 80   |      | ns   | RDb                               |
| Enable "H" level pulse width | $t_{WRHR8}$ |           | 80   |      | ns   |                                   |
| Read Data delay time         | $T_{RDD8}$  | CL=15pF   | 0    | 60   | ns   | D <sub>0</sub> to D <sub>15</sub> |
| Read Data hold time          | $T_{RDH8}$  |           | 0    |      | ns   |                                   |

( $V_{DD}=2.2$  to  $2.5V$ ,  $T_a=-30$  to  $+85^{\circ}C$ )


| PARAMETER                    | SYMBOL      | CONDITION | MIN. | MAX. | UNIT | TERMINAL                          |
|------------------------------|-------------|-----------|------|------|------|-----------------------------------|
| Address hold time            | $t_{AH8}$   |           | 0    |      | ns   | CSb                               |
| Address setup time           | $t_{AS8}$   |           | 0    |      | ns   | RS                                |
| System cycle time            | $t_{CYC8}$  |           | 180  |      | ns   |                                   |
| Enable "L" level pulse width | $t_{WRLR8}$ |           | 80   |      | ns   | RDb                               |
| Enable "H" level pulse width | $t_{WRHR8}$ |           | 80   |      | ns   |                                   |
| Read Data delay time         | $T_{RDD8}$  | CL=15pF   | 0    | 60   | ns   | D <sub>0</sub> to D <sub>15</sub> |
| Read Data hold time          | $T_{RDH8}$  |           | 0    |      | ns   |                                   |

( $V_{DD}=1.7$  to  $2.2V$ ,  $T_a=-30$  to  $+85^{\circ}C$ )

| PARAMETER                    | SYMBOL      | CONDITION | MIN. | MAX. | UNIT | TERMINAL                          |
|------------------------------|-------------|-----------|------|------|------|-----------------------------------|
| Address hold time            | $t_{AH8}$   |           | 0    |      | ns   | CSb                               |
| Address setup time           | $t_{AS8}$   |           | 0    |      | ns   | RS                                |
| System cycle time            | $t_{CYC8}$  |           | 250  |      | ns   |                                   |
| Enable "L" level pulse width | $t_{WRLR8}$ |           | 120  |      | ns   | RDb                               |
| Enable "H" level pulse width | $t_{WRHR8}$ |           | 120  |      | ns   |                                   |
| Read Data delay time         | $t_{RDD8}$  | CL=15pF   | 0    | 110  | ns   | D <sub>0</sub> to D <sub>15</sub> |
| Read Data hold time          | $t_{RDH8}$  |           | 0    |      | ns   |                                   |

Note) Each timing is specified based on 20% and 80% of  $V_{DD}$ .

● Write operation (68-type MPU)



( $V_{DD}=2.5$  to  $3.3V$ ,  $T_a=-30$  to  $+85^{\circ}C$ )

| PARAMETER                    | SYMBOL     | CONDITION | MIN. | MAX. | UNIT | TERMINAL                          |
|------------------------------|------------|-----------|------|------|------|-----------------------------------|
| Address hold time            | $t_{AH6}$  |           | 0    |      | ns   | CSb                               |
| Address setup time           | $t_{AS6}$  |           | 0    |      | ns   | RS                                |
| System cycle time            | $t_{CYC6}$ |           | 90   |      | ns   |                                   |
| Enable "L" level pulse width | $t_{ELW6}$ |           | 35   |      | ns   | E                                 |
| Enable "H" level pulse width | $t_{EHW6}$ |           | 35   |      | ns   |                                   |
| Data setup time              | $t_{DS6}$  |           | 40   |      | ns   | D <sub>0</sub> to D <sub>15</sub> |
| Data hold time               | $t_{DH6}$  |           | 5    |      | ns   |                                   |

( $V_{DD}=2.2$  to  $2.5V$ ,  $T_a=-30$  to  $+85^{\circ}C$ )


| PARAMETER                    | SYMBOL     | CONDITION | MIN. | MAX. | UNIT | TERMINAL                          |
|------------------------------|------------|-----------|------|------|------|-----------------------------------|
| Address hold time            | $t_{AH6}$  |           | 0    |      | ns   | CSb                               |
| Address setup time           | $t_{AS6}$  |           | 0    |      | ns   | RS                                |
| System cycle time            | $t_{CYC6}$ |           | 160  |      | ns   |                                   |
| Enable "L" level pulse width | $t_{ELW6}$ |           | 70   |      | ns   | E                                 |
| Enable "H" level pulse width | $t_{EHW6}$ |           | 70   |      | ns   |                                   |
| Data setup time              | $t_{DS6}$  |           | 50   |      | ns   | D <sub>0</sub> to D <sub>15</sub> |
| Data hold time               | $t_{DH6}$  |           | 5    |      | ns   |                                   |

( $V_{DD}=1.7$  to  $2.2V$ ,  $T_a=-30$  to  $+85^{\circ}C$ )

| PARAMETER                    | SYMBOL     | CONDITION | MIN. | MAX. | UNIT | TERMINAL                          |
|------------------------------|------------|-----------|------|------|------|-----------------------------------|
| Address hold time            | $t_{AH6}$  |           | 0    |      | ns   | CSb                               |
| Address setup time           | $t_{AS6}$  |           | 0    |      | ns   | RS                                |
| System cycle time            | $t_{CYC6}$ |           | 180  |      | ns   |                                   |
| Enable "L" level pulse width | $t_{ELW6}$ |           | 80   |      | ns   | E                                 |
| Enable "H" level pulse width | $t_{EHW6}$ |           | 80   |      | ns   |                                   |
| Data setup time              | $t_{DS6}$  |           | 70   |      | ns   | D <sub>0</sub> to D <sub>15</sub> |
| Data hold time               | $t_{DH6}$  |           | 10   |      | ns   |                                   |

Note) Each timing is specified based on 20% and 80% of  $V_{DD}$ .

## ● Read operation (68-type MPU)



( $V_{DD}=2.5$  to  $3.3V$ ,  $T_a=-30$  to  $+85^{\circ}C$ )

| PARAMETER                    | SYMBOL     | CONDITION | MIN. | MAX. | UNIT | TERMINAL                          |
|------------------------------|------------|-----------|------|------|------|-----------------------------------|
| Address hold time            | $t_{AH6}$  |           | 0    |      | ns   | CSb                               |
| Address setup time           | $t_{AS6}$  |           | 0    |      | ns   | RS                                |
| System cycle time            | $t_{CYC6}$ |           | 180  |      | ns   | E                                 |
| Enable "L" level pulse width | $t_{ELR6}$ |           | 80   |      | ns   |                                   |
| Enable "H" level pulse width | $t_{EHR6}$ |           | 80   |      | ns   |                                   |
| Read Data delay time         | $t_{RDD6}$ | CL=15pF   | 0    | 70   | ns   | D <sub>0</sub> to D <sub>15</sub> |
| Read Data hold time          | $t_{RDH6}$ |           |      |      | ns   |                                   |

( $V_{DD}=2.2$  to  $2.5V$ ,  $T_a=-30$  to  $+85^{\circ}C$ )

| PARAMETER                    | SYMBOL     | CONDITION | MIN. | MAX. | UNIT | TERMINAL                          |
|------------------------------|------------|-----------|------|------|------|-----------------------------------|
| Address hold time            | $t_{AH6}$  |           | 0    |      | ns   | CSb                               |
| Address setup time           | $t_{AS6}$  |           | 0    |      | ns   | RS                                |
| System cycle time            | $t_{CYC6}$ |           | 180  |      | ns   | E                                 |
| Enable "L" level pulse width | $t_{ELR6}$ |           | 80   |      | ns   |                                   |
| Enable "H" level pulse width | $t_{EHR6}$ |           | 80   |      | ns   |                                   |
| Read Data delay time         | $t_{RDD6}$ | CL=15pF   | 0    | 70   | ns   | D <sub>0</sub> to D <sub>15</sub> |
| Read Data hold time          | $t_{RDH6}$ |           |      |      | ns   |                                   |


( $V_{DD}=1.7$  to  $2.2V$ ,  $T_a=-30$  to  $+85^{\circ}C$ )

| PARAMETER                    | SYMBOL     | CONDITION | MIN. | MAX. | UNIT | TERMINAL                          |
|------------------------------|------------|-----------|------|------|------|-----------------------------------|
| Address hold time            | $t_{AH6}$  |           | 0    |      | ns   | CSb                               |
| Address setup time           | $t_{AS6}$  |           | 0    |      | ns   | RS                                |
| System cycle time            | $t_{CYC6}$ |           | 250  |      | ns   | E                                 |
| Enable "L" level pulse width | $t_{ELR6}$ |           | 120  |      | ns   |                                   |
| Enable "H" level pulse width | $t_{EHR6}$ |           | 120  |      | ns   |                                   |
| Read Data delay time         | $t_{RDD6}$ | CL=15pF   | 0    | 110  | ns   | D <sub>0</sub> to D <sub>15</sub> |
| Read Data hold time          | $t_{RDH6}$ |           |      |      | ns   |                                   |

Note) Each timing is specified based on 20% and 80% of  $V_{DD}$ .



● Serial interface



( $V_{DD}=2.5$  to  $3.3V$ ,  $T_a=-30$  to  $+85^{\circ}C$ )

| PARAMETER                 | SYMBOL     | CONDITION | MIN. | MAX. | UNIT | TERMINAL |
|---------------------------|------------|-----------|------|------|------|----------|
| Serial clock cycle        | $t_{CYCS}$ |           | 50   |      | ns   | SCL      |
| SCL "H" level pulse width | $t_{SHW}$  |           | 20   |      | ns   | SCL      |
| SCL "L" level pulse width | $t_{SLW}$  |           | 20   |      | ns   | SCL      |
| Address setup time        | $t_{ASS}$  |           | 20   |      | ns   | RS       |
| Address hold time         | $t_{AHS}$  |           | 20   |      | ns   | RS       |
| Data setup time           | $t_{DSS}$  |           | 20   |      | ns   | SDA      |
| Data hold time            | $t_{DHS}$  |           | 20   |      | ns   | SDA      |
| CSb – SCL time            | $t_{CSS}$  |           | 20   |      | ns   | CSb      |
| CSb hold time             | $t_{CSH}$  |           | 20   |      | ns   | CSb      |

( $V_{DD}=2.2$  to  $2.5V$ ,  $T_a=-30$  to  $+85^{\circ}C$ )


| PARAMETER                 | SYMBOL     | CONDITION | MIN. | MAX. | UNIT | TERMINAL |
|---------------------------|------------|-----------|------|------|------|----------|
| Serial clock cycle        | $t_{CYCS}$ |           | 50   |      | ns   | SCL      |
| SCL "H" level pulse width | $t_{SHW}$  |           | 20   |      | ns   | SCL      |
| SCL "L" level pulse width | $t_{SLW}$  |           | 20   |      | ns   | SCL      |
| Address setup time        | $t_{ASS}$  |           | 20   |      | ns   | RS       |
| Address hold time         | $t_{AHS}$  |           | 20   |      | ns   | RS       |
| Data setup time           | $t_{DSS}$  |           | 20   |      | ns   | SDA      |
| Data hold time            | $t_{DHS}$  |           | 20   |      | ns   | SDA      |
| CSb – SCL time            | $t_{CSS}$  |           | 20   |      | ns   | CSb      |
| CSb hold time             | $t_{CSH}$  |           | 20   |      | ns   | CSb      |

( $V_{DD}=1.7$  to  $2.2V$ ,  $T_a=-30$  to  $+85^{\circ}C$ )

| PARAMETER                 | SYMBOL     | CONDITION | MIN. | MAX. | UNIT | TERMINAL |
|---------------------------|------------|-----------|------|------|------|----------|
| Serial clock cycle        | $t_{CYCS}$ |           | 80   |      | ns   | SCL      |
| SCL "H" level pulse width | $t_{SHW}$  |           | 35   |      | ns   | SCL      |
| SCL "L" level pulse width | $t_{SLW}$  |           | 35   |      | ns   | SCL      |
| Address setup time        | $t_{ASS}$  |           | 35   |      | ns   | RS       |
| Address hold time         | $t_{AHS}$  |           | 35   |      | ns   | RS       |
| Data setup time           | $t_{DSS}$  |           | 35   |      | ns   | SDA      |
| Data hold time            | $t_{DHS}$  |           | 35   |      | ns   | SDA      |
| CSb – SCL time            | $t_{CSS}$  |           | 35   |      | ns   | CSb      |
| CSb hold time             | $t_{CSH}$  |           | 35   |      | ns   | CSb      |

Note) Each timing is specified based on 20% and 80% of  $V_{DD}$ .

● Display control timing



Output timing (V<sub>DD</sub>=2.4 to 3.3V, Ta=-30 to +85°C)


| PARAMETER      | SYMBOL     | CONDITION | MIN. | MAX. | UNIT | TERMINAL |
|----------------|------------|-----------|------|------|------|----------|
| FLM delay time | $t_{DFLM}$ | CL=15pF   | 0    | 500  | ns   | FLM      |
| FR delay time  | $t_{FR}$   |           | 0    | 500  | ns   | FR       |
| CL delay time  | $t_{DCL}$  |           | 0    | 200  | ns   | CL       |

Output timing (V<sub>DD</sub>=1.7 to 2.4V, Ta=-30 to +85°C)

| PARAMETER      | SYMBOL     | CONDITION | MIN. | MAX. | UNIT | TERMINAL |
|----------------|------------|-----------|------|------|------|----------|
| FLM delay time | $t_{DFLM}$ | CL=15pF   | 0    | 1000 | ns   | FLM      |
| FR delay time  | $t_{FR}$   |           | 0    | 1000 | ns   | FR       |
| CL delay time  | $t_{DCL}$  |           | 0    | 200  | ns   | CL       |

Note) Each timing is specified based on 20% and 80% of V<sub>DD</sub>.

## ● Input clock timing



( $V_{DD}=1.7$  to  $3.3V$ ,  $T_a=-30$  to  $+85^{\circ}C$ )

| PARAMETER                                  | SYMBOL      | CONDITION | MIN.  | MAX.  | UNIT    | TERMINAL               |
|--------------------------------------------|-------------|-----------|-------|-------|---------|------------------------|
| OSC <sub>1</sub> "H" level pulse width (1) | $t_{CKHW1}$ |           | 0.555 | 0.800 | $\mu s$ | OSC <sub>1</sub><br>*1 |
| OSC <sub>1</sub> "L" level pulse width (1) | $t_{CKLW1}$ |           | 0.555 | 0.800 | $\mu s$ |                        |
| OSC <sub>1</sub> "H" level pulse width (2) | $t_{CKHW2}$ |           | 2.46  | 3.54  | $\mu s$ | OSC <sub>1</sub><br>*2 |
| OSC <sub>1</sub> "L" level pulse width (2) | $t_{CKLW2}$ |           | 2.46  | 3.54  | $\mu s$ |                        |
| OSC <sub>1</sub> "H" level pulse width (3) | $t_{CKHW3}$ |           | 16.9  | 24.4  | $\mu s$ | OSC <sub>1</sub><br>*3 |
| OSC <sub>1</sub> "L" level pulse width (3) | $t_{CKLW3}$ |           | 16.9  | 24.4  | $\mu s$ |                        |


Note) Each timing is specified based on 20% and 80% of  $V_{DD}$ .

Note 1) Applied to the variable gradation mode / MON="0", PWM="0"

Note 2) Applied to the fixed gradation mode / MON="0", PWM="1"

Note 3) Applied to the B&W mode / MON="1"

● Reset input timing



( $V_{DD}=2.4$  to  $3.3V$ ,  $T_a=-30$  to  $+85^{\circ}C$ )

| PARAMETER                  | SYMBOL   | CONDITION | MIN. | MAX. | UNIT    | Terminal |
|----------------------------|----------|-----------|------|------|---------|----------|
| Reset time                 | $t_R$    |           |      | 1.0  | $\mu s$ |          |
| RESb "L" level pulse width | $t_{RW}$ |           | 10.0 |      | $\mu s$ | RESb     |

( $V_{DD}=1.7$  to  $2.4V$ ,  $T_a=-30$  to  $+85^{\circ}C$ )

| PARAMETER                  | SYMBOL   | CONDITION | MIN. | MAX. | UNIT    | Terminal |
|----------------------------|----------|-----------|------|------|---------|----------|
| Reset time                 | $t_R$    |           |      | 1.5  | $\mu s$ |          |
| RESb "L" level pulse width | $t_{RW}$ |           | 10.0 |      | $\mu s$ | RESb     |


Note) Each timing is specified based on 20% and 80% of  $V_{DD}$ .

● Typical characteristic


| PARAMETER                | SYMBOL                                                                | MIN | TYP | MAX | UNIT |
|--------------------------|-----------------------------------------------------------------------|-----|-----|-----|------|
| Basic delay time of gate | $T_a=+25^{\circ}\text{C}$ , $V_{SS}=0\text{V}$ , $V_{DD}=3.0\text{V}$ |     | 10  |     | ns   |

● Input output terminal type


(a) Input circuit




(b) Output circuit



(c) Input/Output circuit



(d) Display output circuit




Terminals: SEGA<sub>0</sub> to SEGA<sub>127</sub>  
 SEGB<sub>0</sub> to SEGB<sub>127</sub>  
 SEGC<sub>0</sub> to SEGC<sub>127</sub>  
 COM<sub>0</sub> to COM<sub>161</sub>


## APPLICATION CIRCUIT EXAMPLES

### (1) MPU Connections


#### 80-type MPU interface



#### 68-type MPU interface



#### Serial interface



[CAUTION]

The specifications on this databook are only given for information , without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.