D2661, DECEMBER 1982-REVISED MAY 1986

- Look-Ahead Circuitry Enhances Cascaded Counters
- Fully Synchronous in Count Modes
- Parallel Asynchronous Load for Modulo-N Count Lengths
- Asynchronous Clear
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability


description

The 'ALS192 and 'ALS193 are synchronous, reversible up/down counters. The 'ALS192 is a 4-bit decade counter and the 'ALS193 is a 4-bit binary counter. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincidently with each other when so instructed by the steering logic. This mode of operation eliminates the output counting spikes normally associated with asynchronous (ripple clock) counters.


The outputs of the four flip-flops are triggered by a low-to-high-level transition of either count (clock) input (Up or Down). The direction of counting is determined by which count input is pulsed while the other count input is high.

All four counters are fully programmable; that is, each output may be preset to either level by placing a low on the load input and entering the desired data at the data inputs. The output will change to agree with the data inputs independently of the count pulses. This feature allows the counters to be used as modulo-N dividers by simply modifying the count length with the preset inputs.

SN54ALS192, SN54AS193 . . . J PACKAGE SN74ALS192, SN74ALS193 . . . D OR N PACKAGE (TOP VIEW)



SN54ALS192, SN54ALS193 . . . FK PACKAGE (TOP VIEW)



NC - no internal connection.

A clear input has been provided that forces all outputs to the low level when a high level is applied. The clear function is independent of the count and the load inputs. The clock, count, and load inputs are buffered to lower the drive requirements. This significantly reduces the loading on clock drivers, etc., for long parallel words.

These counters were designed to be cascaded without the need for external circuitry. The borrow output (BO) produces a low-level pulse while the count is zero (all outputs low) and the count-down input is low. Similarly, the carry output (\overline{CO}) produces a low-level pulse while the count is maximum (9 or 15) and the count-up input is low. The counters can then be easily cascaded by feeding the borrow and carry outputs to the count-down and count-up inputs, respectively, of the succeeding counter.

The SN54ALS192 and SN54ALS193 are characterized for operation over the full military temperature range of $-55\,^{\circ}\text{C}$ to 125 $^{\circ}\text{C}$. The SN74ALS192 and SN74ALS193 are characterized for operation from 0 $^{\circ}\text{C}$ to 70 $^{\circ}\text{C}$.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 1982, Texas Instruments Incorporated

CLR (14)	CTRDIV	10-	
UP	> 2+ G1	īст=9	(12) CO
DOWN (4)	> 1− G2	2CT=0	(13) BO
LOAD (11)	СЗ	_	
A (15)	3D [1]		(3) (2)
B (1)	[2]		\(\frac{\z}{\z}\) QB
C (10)	[4]		(6) OC
D (9)	[8]		(7) Q _D

2

ALS and AS Circuits

'ALS192 logic diagram (positive logic)




 $^\dagger This$ symbol is in accordance with ANS/IEEE Std 91-1984 and IEC Publication 617-12 Pin numbers shown are for D, J, and N packages.

2-222




POST OFFICE BOX 655012 . DALLAS, TEXAS 75265

'ALS193 logic symbol†



'ALS193 logic diagrams (positive logic)



†This symbol is in accordance with ANSI/IEEE Std 91 1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, and N packages.



typical clear, load, and count sequence


'ALS192

Illustrated below is the following sequence:

- 1. Clear outputs to zero.
- 2. Load (preset) to BCD seven.
- 3. Count up to eight, nine, carry, zero, one, and two.
- 4. Count down to one, zero, borrow, nine, eight, and seven.

2

ALS and AS Circuits



NOTES: A. Clear overrides load, data, and count inputs.

B. When counting up, count-down input must be high; when counting down, count-up input must be high.






typical clear, load, and count sequences

'ALS193

Illustrated below is the following sequence:

- 1. Clear outputs to zero.
- 2. Load (preset) to binary thirteen.
- 3. Count up to fourteen, fifteen, carry, zero, one, and two.
- 4. Count down to one, zero, borrow, fifteen, fourteen, and thirteen.



NOTES: A. Clear overrides load, data, and count inputs.

B. When counting up, count-down input must be high; when counting down, count-up input must be high.



Supply voltage, V _{CC}		
Input voltage		
Operating free-air temperature range:		
	SN74ALS192, SN74ALS193	 0 °C to 70 °C
Storage temperature range		0500

recommended operating conditions

2

ALS and AS Circuits

					SN54ALS192 SN54ALS193		SN74ALS192 SN74ALS193		UNIT		
				MIN	NOM	MAX	MIN	NOM	MAX	1	
Vcc	Supply voltage			4.5	5	5.5	4.5	5	5.5	V	
VIH	High-level input vo	ltage		2			2			V	
VIL	Low-level input voltage					0.7			0.8	V	
ЮН	H High-level output current					-0.4			-0.4	mA	
lOL	OL Low-level output current					4			8	mA	
£	Clock from one	'ALS192		0		20	0		25	1	
f _{clock} Clock frequency	'ALS193		0		20	0		30	MHz		
t _w Pulse duration	CLR high		10			10			ns		
	LOAD low		25			20] ''5		
	UP or DOWN high or low	'ALS192	25			20			T		
		'ALS193	30			16.5	,	_	ns		
		Data before LOAD1		25			20				
t _{su} Setup time	CLR inactive before UP1 or DOWN1		20			20					
	LOAD inactive before UP1 or DOWN1		20			20			ns		
t _h Hold time	Data after LOAD! UP high after DOWN!		5			5		-			
			0			0			ns		
	DOWN high after UP1		0			0			1		
TA	Operating free-air temperature			- 55		125	0		70	°C	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54ALS192 SN54ALS193			SN74ALS192 SN74ALS193				
	TEST CONDITION	15	MIN	TYP [†]	MAX	MIN	TYP	MAX	UNIT	
V _{IK}	V _{CC} = 4.5 V,	lj = -18 mA			- 1.5			-1.5	5 V	
Voн	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -0.4 \text{ mA}$	Vcc-	2		vcc-	2		V	
Vol	V _{CC} = 4.5 V,	IQL = 4 mA		0.25	0.4		0.25	0.4	.,	
VOL	V _{CC} = 4.5 V	IOL = 8 mA					0.35	0.5	\ \	
IJ	V _{CC} = 5.5 V,	V _I = 7 V			0.1			0.1	mA	
IIH	V _{CC} = 5.5 V,	V _I = 2.7 V			20			20	μΑ	
UP, DOWN	V EEV	V _I = 0.4 V			-0.2			-0.2		
All others	$V_{CC} = 5.5 V,$				-0.1			-0.1	mA	
lo [‡]	$V_{CC} = 5.5 V,$	$V_0 = 2.25 \text{ V}$	- 30		-112	- 30		112	mA	
lcc	$V_{CC} = 5.5 \text{ V},$	See Note 1		12	22		12	22	mA	

[†]All typical values are at V_{CC} = 5 V, T_A = 25 °C.

^{*}The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS. NOTE 1: I_{CC} is measured with the clear and load inputs grounded, and all other inputs at 4.5 V.



SN54ALS192, SN54ALS193, SN74ALS192, SN74ALS193 SYNCHRONOUS 4-BIT UP/DOWN COUNTERS (DUAL CLOCK WITH CLEAR)

switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$ $C_L = 50 \text{ pF},$ $R_L = 500 \Omega,$ $T_A = \text{MIN to MAX}$			
				154ALS192	SN74ALS192 SN74ALS193		
			MIN	MAX	MIN	MAX	
	'ALS	5192	20		25		MHz
f _{max}	'ALS	5193	25		30		IVITIZ
[†] PLH	1	со	3	20	4	16	ns
tPHL	- Up		3	21	5	18	
[†] PLH	D	во	4	6.6 20	4	16	ns
^t PHL	Down	80	5	22	5	18	
^t PLH		Any Q	4	27	4	19	ns
^t PHL	Up or Down		4	1.6 23	4	17_	
^t PLH	LOAD	Any Q	8	38	8	30	ns
^t PHL	LUAD		8	37	8	28	1.0
tPHL	CLR	Any Q	5	20	5	17	ns

NOTE 2: Load circuit and voltage waveforms are shown in Section 1.

