

# SN74F112

## DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET

SDFS048A – D2932, MARCH 1987 – REVISED OCTOBER 1993


- Package Options Include Plastic Small-Outline Packages and Standard Plastic 300-mil DIPs

### description

The SN74F112 contains two independent J-K negative-edge-triggered flip-flops. A low level at the preset ( $\overline{\text{PRE}}$ ) or clear ( $\overline{\text{CLR}}$ ) inputs sets or resets the outputs regardless of the levels of the other inputs. When  $\overline{\text{PRE}}$  and  $\overline{\text{CLR}}$  are inactive (high), data at the J and K inputs meeting the setup time requirements is transferred to the outputs on the negative-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the J and K inputs may be changed without affecting the levels at the outputs. The SN74F112 can perform as a toggle flip-flop by tying J and K high.

The SN74F112 is characterized for operation from 0°C to 70°C.

### D OR N PACKAGE (TOP VIEW)



FUNCTION TABLE

| INPUTS                  |                         |     |   |   | OUTPUTS        |                         |
|-------------------------|-------------------------|-----|---|---|----------------|-------------------------|
| $\overline{\text{PRE}}$ | $\overline{\text{CLR}}$ | CLK | J | K | Q              | $\overline{\text{Q}}$   |
| L                       | H                       | X   | X | X | H              | L                       |
| H                       | L                       | X   | X | X | L              | H                       |
| L                       | L                       | X   | X | X | H <sup>†</sup> | H <sup>†</sup>          |
| H                       | H                       | ↓   | L | L | Q <sub>0</sub> | $\overline{\text{Q}}_0$ |
| H                       | H                       | ↓   | H | L | H              | L                       |
| H                       | H                       | ↓   | L | H | L              | H                       |
| H                       | H                       | ↓   | H | H | Toggle         |                         |
| H                       | H                       | H   | X | X | Q <sub>0</sub> | $\overline{\text{Q}}_0$ |


<sup>†</sup> The output levels in this configuration are not guaranteed to meet the minimum levels for V<sub>OH</sub>. Furthermore, this configuration is nonstable; that is, it will not persist when either  $\overline{\text{PRE}}$  or  $\overline{\text{CLR}}$  returns to its inactive (high) level.

# SN74F112

## DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET


SDFS048A – D2932, MARCH 1987 – REVISED OCTOBER 1993

### logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### logic diagram, each flip-flop (positive logic)



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

|   |                    |
|---|--------------------|
| Supply voltage range, $V_{CC}$                        | –0.5 V to 7 V      |
| Input voltage range, $V_I$ (see Note 1)               | –1.2 V to 7 V      |
| Input current range                                   | –30 mA to 5 mA     |
| Voltage range applied to any output in the high state | –0.5 V to $V_{CC}$ |
| Current into any output in the low state              | 40 mA              |
| Operating free-air temperature range                  | 0°C to 70°C        |
| Storage temperature range                             | –65°C to 150°C     |

‡ Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input voltage ratings may be exceeded provided the input current ratings are observed.

# SN74F112

## DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET

SDFS048A – D2932, MARCH 1987 – REVISED OCTOBER 1993

### recommended operating conditions

|          |                                | MIN | NOM | MAX | UNIT |
|----------|--------------------------------|-----|-----|-----|------|
| $V_{CC}$ | Supply voltage                 | 4.5 | 5   | 5.5 | V    |
| $V_{IH}$ | High-level input voltage       | 2   |     |     | V    |
| $V_{IL}$ | Low-level input voltage        |     |     | 0.8 | V    |
| $I_{IK}$ | Input clamp current            |     |     | –18 | mA   |
| $I_{OH}$ | High-level output current      |     |     | –1  | mA   |
| $I_{OL}$ | Low-level output current       |     |     | 20  | mA   |
| $T_A$    | Operating free-air temperature | 0   |     | 70  | °C   |

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER         |  | TEST CONDITIONS            |                         | MIN | TYP† | MAX  | UNIT |
|-------------------|--|----------------------------|-------------------------|-----|------|------|------|
| $V_{IK}$          |  | $V_{CC} = 4.5\text{ V}$ ,  | $I_I = -18\text{ mA}$   |     |      | –1.2 | V    |
| $V_{OH}$          |  | $V_{CC} = 4.5\text{ V}$ ,  | $I_{OH} = -1\text{ mA}$ | 2.5 | 3.4  |      | V    |
|                   |  | $V_{CC} = 4.75\text{ V}$ , | $I_{OH} = -1\text{ mA}$ | 2.7 |      |      |      |
| $V_{OL}$          |  | $V_{CC} = 4.5\text{ V}$ ,  | $I_{OL} = 20\text{ mA}$ |     | 0.3  | 0.5  | V    |
| $I_I$             |  | $V_{CC} = 5.5\text{ V}$ ,  | $V_I = 7\text{ V}$      |     |      | 0.1  | mA   |
| $I_{IH}$          |  | $V_{CC} = 5.5\text{ V}$ ,  | $V_I = 2.7\text{ V}$    |     |      | 20   | µA   |
| $I_{IL}$          | J or K   | $V_{CC} = 5.5\text{ V}$ ,  | $V_I = 0.5\text{ V}$    |     |      | –0.6 | mA   |
|                   | $\overline{\text{PRE}}$ or $\overline{\text{CLR}}$ |                            |                         |     |      | –3   |      |
|                   | CLK  |                            |                         |     |      | –2.4 |      |
| $I_{OS}^\ddagger$ |  | $V_{CC} = 5.5\text{ V}$ ,  | $V_O = 0$               | –60 |      | –150 | mA   |
| $I_{CC}$          |  | $V_{CC} = 5.5\text{ V}$ ,  | See Note 2              |     | 12   | 19   | mA   |

† All typical values are at  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

‡ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

NOTE 2:  $I_{CC}$  is measured with all outputs open, the Q and  $\overline{Q}$  outputs alternately high and the clock input grounded at the time of measurement.

### timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

|                    |   |   | $V_{CC} = 5\text{ V}$ ,<br>$T_A = 25^\circ\text{C}$ |     | MIN | MAX | UNIT |
|--------------------|---|---|---|-----|-----|-----|------|
|                    |   |   | MIN   | MAX |     |     |      |
| $f_{\text{clock}}$ | Clock frequency                               |   | 0   | 110 | 0   | 100 | MHz  |
| $t_w$              | Pulse duration                                | CLK high or low   | 4.5   |     | 5   |     | ns   |
|                    |   | $\overline{\text{CLR}}$ or $\overline{\text{PRE}}$ low  | 4.5   |     | 5   |     |      |
| $t_{su}$           | Setup time, data before CLK↓                  | High  | 4   |     | 5   |     | ns   |
|                    |   | Low   | 3   |     | 3.5 |     |      |
| $t_h$              | Hold time, data after CLK↓                    | High  | 0   |     | 0   |     | ns   |
|                    |   | Low   | 0   |     | 0   |     |      |
| $t_{su}$           | Setup time, inactive state, data before CLK↓§ | $\overline{\text{CLR}}$ or $\overline{\text{PRE}}$ high | 4   |     | 5   |     | ns   |

§ Inactive-state setup time is also referred to as recovery time.

# SN74F112

## DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET

SDFS048A – D2932, MARCH 1987 – REVISED OCTOBER 1993

### switching characteristics (see Note 3)

| PARAMETER        | FROM<br>(INPUT)                                    | TO<br>(OUTPUT) | V <sub>CC</sub> = 5 V,<br>C <sub>L</sub> = 50 pF,<br>R <sub>L</sub> = 500 Ω,<br>T <sub>A</sub> = 25°C |     |     | V <sub>CC</sub> = 4.5 V to 5.5 V,<br>C <sub>L</sub> = 50 pF,<br>R <sub>L</sub> = 500 Ω,<br>T <sub>A</sub> = MIN to MAX† |     | UNIT |
|------------------|--|----------------|---|-----|-----|---|-----|------|
|                  |  |                | MIN   | TYP | MAX | MIN   | MAX |      |
| f <sub>max</sub> |  |                | 110   | 130 |     | 100   |     | MHz  |
| t <sub>PLH</sub> | CLK  | Q or $\bar{Q}$ | 1.2   | 4.6 | 6.5 | 1.2   | 7.5 | ns   |
| t <sub>PHL</sub> |  |                | 1.2   | 4.6 | 6.5 | 1.2   | 7.5 |      |
| t <sub>PLH</sub> | $\overline{\text{PRE}}$ or $\overline{\text{CLR}}$ | Q or $\bar{Q}$ | 1.2   | 4.1 | 6.5 | 1.2   | 7.5 | ns   |
| t <sub>PHL</sub> |  |                | 1.2   | 4.1 | 6.5 | 1.2   | 7.5 |      |

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTE 3: Load circuits and waveforms are shown in Section 1.

## PACKAGING INFORMATION

| Orderable Device | Status <sup>(1)</sup> | Package Type | Package Drawing | Pins | Package Qty | Eco Plan <sup>(2)</sup> | Lead/Ball Finish | MSL Peak Temp <sup>(3)</sup> |
|------------------|-----------------------|--------------|-----------------|------|-------------|-------------------------|------------------|------------------------------|
| SN74F112D        | ACTIVE                | SOIC         | D               | 16   | 40          | Green (RoHS & no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM           |
| SN74F112DE4      | ACTIVE                | SOIC         | D               | 16   | 40          | Green (RoHS & no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM           |
| SN74F112DR       | ACTIVE                | SOIC         | D               | 16   | 2500        | Green (RoHS & no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM           |
| SN74F112DRE4     | ACTIVE                | SOIC         | D               | 16   | 2500        | Green (RoHS & no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM           |
| SN74F112N        | ACTIVE                | PDIP         | N               | 16   | 25          | Pb-Free (RoHS)          | CU NIPDAU        | N / A for Pkg Type           |
| SN74F112NE4      | ACTIVE                | PDIP         | N               | 16   | 25          | Pb-Free (RoHS)          | CU NIPDAU        | N / A for Pkg Type           |
| SN74F112NSR      | ACTIVE                | SO           | NS              | 16   | 2000        | Green (RoHS & no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM           |
| SN74F112NSRE4    | ACTIVE                | SO           | NS              | 16   | 2000        | Green (RoHS & no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM           |

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSELETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## N (R-PDIP-T\*\*)

16 PINS SHOWN

## PLASTIC DUAL-IN-LINE PACKAGE



| PINS **             | 14               | 16               | 18               | 20               |
|---------------------|------------------|------------------|------------------|------------------|
| DIM                 |                  |                  |                  |                  |
| A MAX               | 0.775<br>(19,69) | 0.775<br>(19,69) | 0.920<br>(23,37) | 1.060<br>(26,92) |
| A MIN               | 0.745<br>(18,92) | 0.745<br>(18,92) | 0.850<br>(21,59) | 0.940<br>(23,88) |
| MS-001<br>VARIATION | AA               | BB               | AC               | AD               |



4040049/E 12/2002

- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
  - D. The 20 pin end lead shoulder width is a vendor option, either half or full width.

## D (R-PDSO-G16)

## PLASTIC SMALL-OUTLINE PACKAGE



- NOTES:
- All linear dimensions are in inches (millimeters).
  - This drawing is subject to change without notice.
  - Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
  - Falls within JEDEC MS-012 variation AC.

# MECHANICAL DATA

NS (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE PACKAGE

14-PINS SHOWN



| DIM \ PINS ** | 14    | 16    | 20    | 24    |
|---------------|-------|-------|-------|-------|
| A MAX         | 10,50 | 10,50 | 12,90 | 15,30 |
| A MIN         | 9,90  | 9,90  | 12,30 | 14,70 |

4040062/C 03/03

- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| <b>Products</b>  |  | <b>Applications</b> |  |
|------------------|--|---------------------|--|
| Amplifiers       | <a href="http://amplifier.ti.com">amplifier.ti.com</a>             | Audio               | <a href="http://www.ti.com/audio">www.ti.com/audio</a>                   |
| Data Converters  | <a href="http://dataconverter.ti.com">dataconverter.ti.com</a>     | Automotive          | <a href="http://www.ti.com/automotive">www.ti.com/automotive</a>         |
| DSP              | <a href="http://dsp.ti.com">dsp.ti.com</a>                         | Broadband           | <a href="http://www.ti.com/broadband">www.ti.com/broadband</a>           |
| Interface        | <a href="http://interface.ti.com">interface.ti.com</a>             | Digital Control     | <a href="http://www.ti.com/digitalcontrol">www.ti.com/digitalcontrol</a> |
| Logic            | <a href="http://logic.ti.com">logic.ti.com</a>                     | Military            | <a href="http://www.ti.com/military">www.ti.com/military</a>             |
| Power Mgmt       | <a href="http://power.ti.com">power.ti.com</a>                     | Optical Networking  | <a href="http://www.ti.com/opticalnetwork">www.ti.com/opticalnetwork</a> |
| Microcontrollers | <a href="http://microcontroller.ti.com">microcontroller.ti.com</a> | Security            | <a href="http://www.ti.com/security">www.ti.com/security</a>             |
|                  |  | Telephony           | <a href="http://www.ti.com/telephony">www.ti.com/telephony</a>           |
|                  |  | Video & Imaging     | <a href="http://www.ti.com/video">www.ti.com/video</a>                   |
|                  |  | Wireless            | <a href="http://www.ti.com/wireless">www.ti.com/wireless</a>             |

Mailing Address: Texas Instruments  
Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated