

# Voltage Regulator - Low Iq, Low Dropout, Power Good Output

## 1.2 A

## NCP187

The NCP187 is 1.2 A LDO Linear Voltage Regulator. It is a very stable and accurate device with low quiescent current consumption (typ. 30  $\mu$ A over the full temperature range), low dropout, low output noise and very good PSRR. The regulator incorporates several protection features such as Thermal Shutdown, Soft Start, Current Limiting and also Power Good Output signal for easy MCU interfacing.

### Features

- Operating Input Voltage Range: 1.5 V to 5.5 V
- Adjustable and Fixed Voltage Options Available: 0.8 V to 5.2 V
- Low Quiescent Current: typ. 30  $\mu$ A over Temperature
- $\pm 2\%$  Accuracy Over Full Load, Line and Temperature variations
- PSRR: 75 dB at 1 kHz
- Low Noise: typ. 15  $\mu$ V<sub>RMS</sub> from 10 Hz to 100 kHz
- Stable With Small 10  $\mu$ F Ceramic Capacitor
- Soft-start to Reduce Inrush Current and Overshoots
- Thermal Shutdown and Current Limit Protection
- Power Good Signal Extends Application Range
- Available in WDFN6 and WDFNW6 2x2, 0.5P Packages
- This is Pb-free Device

### Typical Applications

- Wireless Chargers
- Portable Equipment
- Smart Camera and Robotic Vision Systems
- Telecommunication and Networking Systems





Figure 1. Typical Application Schematic



WDFN6/WDFNW6 2x2  
CASES 511BR & 511DW


### MARKING DIAGRAM



XX = Specific Device Code  
M = Month Code  
▪ = Pb-Free Package

(Note: Microdot may be in either location)

### PIN CONNECTIONS



WDFN6, WDFNW6 2x2 mm  
(Top View)

### ORDERING INFORMATION

See detailed ordering and shipping information in on page 8 of this data sheet.

# NCP187

## PIN FUNCTION DESCRIPTION

| Pin No. | Pin Name | Description                                                                                                                                        |
|---------|----------|----------------------------------------------------------------------------------------------------------------------------------------------------|
| 1       | IN       | Input pin. A small capacitor is needed from this pin to ground to assure stability                                                                 |
| 6       | OUT      | Regulated output voltage pin. A small 10 $\mu$ F ceramic capacitor is needed from this pin to ground to assure stability                           |
| 3, EXP  | GND      | Power supply ground                                                                                                                                |
| 2       | EN       | Enable pin. Driving this pin high turns on the regulator. Driving EN pin low puts the regulator into shut-down mode                                |
| 5       | SNS      | Sense pin. Connect this pin to regulated output voltage or resistor divider (adjustable version)                                                   |
| 4       | PG       | Power Good, open collector. Use 10 k $\Omega$ to 100 k $\Omega$ pull-up resistor connected to output, input or other voltage (see maximum ratings) |

## ABSOLUTE MAXIMUM RATINGS

| Ratings                                   | Symbol       | Value                             | Unit         |
|-------------------------------------------|--------------|-----------------------------------|--------------|
| Input Voltage (Note 1)                    | $V_{IN}$     | -0.3 to 6                         | V            |
| Enable Voltage                            | $V_{EN}$     | -0.3 to 6                         | V            |
| Power Good Current                        | $I_{PG}$     | 30                                | mA           |
| Power Good Voltage                        | $V_{PG}$     | -0.3 to 6                         | V            |
| Output Voltage                            | $V_{OUT}$    | -0.3 to $V_{IN} + 0.3$ (max. 5.5) | V            |
| Output Short Circuit Duration             | $t_{SC}$     | Indefinite                        | s            |
| Maximum Junction Temperature              | $T_{J(MAX)}$ | 150                               | $^{\circ}$ C |
| Storage Temperature                       | $T_{STG}$    | -55 to 150                        | $^{\circ}$ C |
| ESD Capability, Human Body Model (Note 2) | $ESD_{HBM}$  | 2000                              | V            |
| ESD Capability, Machine Model (Note 2)    | $ESD_{MM}$   | 200                               | V            |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Refer to ELECTRICAL CHARACTERISTICS and APPLICATION INFORMATION for Safe Operating Area.

2. This device series incorporates ESD protection and is tested by the following methods:

ESD Human Body Model tested per AEC-Q100-002 (EIA/JESD22-A114)

ESD Machine Model tested per AEC-Q100-003 (EIA/JESD22-A115)

Latch up Current Maximum Rating tested per JEDEC standard: JESD78

## THERMAL CHARACTERISTICS

| Rating | Symbol | Value | Unit |
|--------|--------|-------|------|
|--------|--------|-------|------|

### THERMAL CHARACTERISTICS, WDFN6, WDFNW6 2x2, 0.65 PITCH PACKAGE

|                                                        |                      |     |                |
|--------------------------------------------------------|----------------------|-----|----------------|
| Thermal Resistance, Junction-to-Ambient (Note 3)       | $R_{\theta JA}$      | 51  | $^{\circ}$ C/W |
| Thermal Resistance, Junction-to-Case (top)             | $R_{\theta JC(top)}$ | 142 | $^{\circ}$ C/W |
| Thermal Resistance, Junction-to-Case (bottom) (Note 4) | $R_{\theta JC(bot)}$ | 7.8 | $^{\circ}$ C/W |
| Thermal Resistance, Junction-to-Board                  | $R_{\theta JB}$      | 125 | $^{\circ}$ C/W |
| Characterization Parameter, Junction-to-Top            | $\Psi_{JT}$          | 2.0 | $^{\circ}$ C/W |
| Characterization Parameter, Junction-to-Board          | $\Psi_{JB}$          | 7.7 | $^{\circ}$ C/W |

3. The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a high-K board, following the JEDEC51.7 guidelines with assumptions as above, in an environment described in JESD51-2a.

4. The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the IC exposed pad. Test description can be found in the ANSI SEMI standard G30-88.

# NCP187

**ELECTRICAL CHARACTERISTICS** ( $-40^{\circ}\text{C} \leq T_J \leq 125^{\circ}\text{C}$ ;  $V_{IN} = V_{OUT} + 1.0\text{ V}$ ;  $I_{OUT} = 10\text{ mA}$ ,  $C_{IN} = 1\text{ }\mu\text{F}$ ,  $C_{OUT} = 10\text{ }\mu\text{F}$ , unless otherwise noted. Typical values are at  $T_J = +25^{\circ}\text{C}$ . (Note 6))

| Parameter                             | Test Conditions                                                                                                                                         |                             | Symbol              | Min    | Typ  | Max    | Unit                |
|---------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------|---------------------|--------|------|--------|---------------------|
| Operating Input Voltage               |                                                                                                                                                         |                             | $V_{IN}$            | 1.5    |      | 5.5    | V                   |
| Output Voltage Accuracy               | $-40^{\circ}\text{C} \leq T_J \leq 125^{\circ}\text{C}$ ,<br>$V_{OUT} + 1\text{ V} < V_{IN} < 5.5\text{ V}$ ,<br>$0\text{ mA} < I_{OUT} < 1.2\text{ A}$ | $V_{OUT} < 1.7\text{ V}$    | $V_{OUT}$           | -35 mV |      | +35 mV | V                   |
|                                       |                                                                                                                                                         | $V_{OUT} \geq 1.7\text{ V}$ |                     | -2 %   |      | +2 %   |                     |
| Reference Voltage                     |                                                                                                                                                         |                             | $V_{REF}$           |        | 0.8  |        | V                   |
| Line Regulation                       | $V_{OUT} + 1\text{ V} \leq V_{IN} \leq 5.5\text{ V}$ , $I_{OUT} = 1\text{ mA}$                                                                          |                             | $\text{Reg}_{LINE}$ |        | 40   |        | $\mu\text{V/V}$     |
| Load Regulation                       | $I_{OUT} = 0\text{ mA}$ to $1.2\text{ A}$                                                                                                               |                             | $\text{Reg}_{LOAD}$ |        | 2    |        | $\mu\text{V/mA}$    |
| Dropout voltage                       | $V_{DO} = V_{IN} - (V_{OUT(NOM)} - 3\%)$<br>$I_{OUT} = 1.2\text{ A}$                                                                                    | 1.2 V – 1.4 V               | $V_{DO}$            |        | 325  | 495    | mV                  |
|                                       |                                                                                                                                                         | 1.5 V – 1.7 V               |                     |        | 240  | 400    |                     |
|                                       |                                                                                                                                                         | 1.8 V – 2.7 V               |                     |        | 200  | 335    |                     |
|                                       |                                                                                                                                                         | 2.8 V – 3.2 V               |                     |        | 165  | 250    |                     |
|                                       |                                                                                                                                                         | 3.3 V – 4.9 V               |                     |        | 150  | 220    |                     |
|                                       |                                                                                                                                                         | 5 V                         |                     |        | 120  | 180    |                     |
| Maximum Output Current                | (Note 7)                                                                                                                                                |                             | $I_{OUT}$           | 1300   | 1750 |        | mA                  |
| Short Circuit Current                 | (Note 7)                                                                                                                                                |                             | $I_{SC}$            |        | 1850 |        | mA                  |
| Disable Current                       | $V_{EN} = 0\text{ V}$                                                                                                                                   |                             | $I_{DIS}$           |        | 0.1  | 5.0    | $\mu\text{A}$       |
| Quiescent Current                     | $I_{OUT} = 0\text{ mA}$                                                                                                                                 |                             | $I_Q$               |        | 30   | 45     | $\mu\text{A}$       |
| Ground current                        | $I_{OUT} = 1.2\text{ A}$                                                                                                                                |                             | $I_{GND}$           |        | 2    |        | mA                  |
| Power Supply Rejection Ratio          | $V_{IN} = 3.5\text{ V} + 100\text{ mVpp}$<br>$V_{OUT} = 2.5\text{ V}$<br>$I_{OUT} = 10\text{ mA}$ , $C_{OUT} = 1\text{ }\mu\text{F}$                    | $f = 1\text{ kHz}$          | PSRR                |        | 75   |        | dB                  |
| Output Noise Voltage                  | $V_{OUT} = 1.8\text{ V}$ , $I_{OUT} = 10\text{ mA}$<br>$f = 10\text{ Hz}$ to $100\text{ kHz}$                                                           |                             | $V_N$               |        | 15   |        | $\mu\text{V}_{rms}$ |
| Enable Input Threshold Voltage        | Voltage increasing                                                                                                                                      |                             | $V_{EN\_HI}$        | 0.9    | –    | –      | V                   |
|                                       | Voltage decreasing                                                                                                                                      |                             | $V_{EN\_LO}$        | –      | –    | 0.3    |                     |
| EN Pin Current                        | $V_{EN} = 5.5\text{ V}$                                                                                                                                 |                             |                     |        | 100  |        | nA                  |
| Active Output Discharge Resistance    | $V_{IN} = 5.5\text{ V}$ , $V_{EN} = 0\text{ V}$                                                                                                         |                             | $R_{DIS}$           |        | 120  |        | $\Omega$            |
| Power Good, Output Voltage Raising    |                                                                                                                                                         |                             | $V_{PGup}$          |        | 92   |        | %                   |
| Power Good, Output Voltage Falling    |                                                                                                                                                         |                             | $V_{PGdw}$          |        | 80   |        | %                   |
| Power Good Output Voltage Low         | $I_{PG} = 6\text{ mA}$ , Open drain                                                                                                                     |                             | $V_{PGlo}$          |        | 0.14 | 0.4    | V                   |
| Thermal Shutdown Temperature (Note 5) | Temperature increasing from $T_J = +25^{\circ}\text{C}$                                                                                                 |                             | $T_{SD}$            |        | 170  |        | $^{\circ}\text{C}$  |
| Thermal Shutdown Hysteresis (Note 5)  | Temperature falling from TSD                                                                                                                            |                             | $T_{SDH}$           | –      | 15   | –      | $^{\circ}\text{C}$  |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

5. Guaranteed by design and characterization.

6. Performance guaranteed over the indicated operating temperature range by design and/or characterization production tested at  $T_J = T_A = 25^{\circ}\text{C}$ . Low duty cycle pulse techniques are used during testing to maintain the junction temperature as close to ambient as possible.

7. Respect SOA.

TYPICAL CHARACTERISTICS




Figure 2. Output Voltage vs. Temperature –  
 $V_{OUT} = 1.2\text{ V}$




Figure 3. Output Voltage vs. Temperature –  
 $V_{OUT} = 1.8\text{ V}$




Figure 4. Output Voltage vs. Temperature –  
 $V_{OUT} = 3.3\text{ V}$




Figure 5. Dropout Voltage vs. Temperature –  
 $V_{OUT} = 1.2\text{ V}$




Figure 6. Dropout Voltage vs. Temperature –  
 $V_{OUT} = 1.8\text{ V}$




Figure 7. Dropout Voltage vs. Temperature –  
 $V_{OUT} = 3.3\text{ V}$

TYPICAL CHARACTERISTICS




Figure 8. Quiescent Current vs. Temperature




Figure 9. Ground Current vs. Temperature




Figure 10. Current Limit vs. Temperature




Figure 11. Enable Thresholds vs. Temperature




Figure 12. Power Good Thresholds vs. Temperature






Figure 13. Active Discharge Resistance vs. Temperature

## TYPICAL CHARACTERISTICS



**Figure 14. Power Supply Rejection Ratio**  
for  $V_{OUT} = 1.8\text{ V}$ ,  $I_{OUT} = 10\text{ mA}$ ,  $C_{OUT} = 10\text{ }\mu\text{F}$



**Figure 15. Output Voltage Noise Spectral Density**  
for  $V_{OUT} = 1.8\text{ V}$ ,  $I_{OUT} = 10\text{ mA}$ ,  $C_{OUT} = 10\text{ }\mu\text{F}$

## APPLICATIONS INFORMATION

The NCP187 is the member of new family of high output current and low dropout regulators which delivers low quiescent and ground current consumption, good noise and power supply ripple rejection ratio performance. The NCP187 incorporates EN pin and power good output for simple controlling by MCU or logic. Standard features include current limiting, soft-start feature and thermal protection.

### Input Decoupling ( $C_{IN}$ )

It is recommended to connect at least  $1\text{ }\mu\text{F}$  ceramic X5R or X7R capacitor between IN and GND pin of the device. This capacitor will provide a low impedance path for any unwanted AC signals or noise superimposed onto constant input voltage. The good input capacitor will limit the influence of input trace inductances and source resistance during sudden load current changes. Higher capacitance and lower ESR capacitors will improve the overall line transient response.

### Output Decoupling ( $C_{OUT}$ )

The NCP187 does not require a minimum Equivalent Series Resistance (ESR) for the output capacitor. The device is designed to be stable with standard ceramics capacitors with values of  $4.7\text{ }\mu\text{F}$  or greater. Recommended capacitor for the best performance is  $10\text{ }\mu\text{F}$ . The X5R and X7R types have the lowest capacitance variations over temperature thus they are recommended.

### Power Good Output Connection

The NCP187 include Power Good functionality for better interfacing to MCU system. Power Good output is open collector type, capable to sink up to  $10\text{ mA}$ . Recommended operating current is between  $10\text{ }\mu\text{A}$  and  $1\text{ mA}$  to obtain low saturation voltage. External pull-up resistor can be

connected to any voltage up to  $5.5\text{ V}$  (please see Absolute Maximum Ratings table above). Please note that Power Good internal circuitry is non-functional (disabled) to achieve the lowest possible internal current consumption in case of disabled LDO through Enable input ( $EN = \text{Low}$ ). In this case internal Power Good transistor is open and output logic level is defined by voltage used for pull-up resistor. When Power Good is intended to be used as part of power sequencing functionality, then please connect external pull-up resistor to output voltage of NCP187. This will allow you to get correct low PG signal when LDO is disabled. Active discharge option is recommended to discharge output capacitors connected to LDO.

Power Good signal is internally delayed avoiding reaction to short glitches in output voltage. Blanking time is about  $7\text{ }\mu\text{s}$  when voltage is decreasing from nominal value and about  $15\text{ }\mu\text{s}$  when voltage is increasing back to nominal value.

### Power Dissipation and Heat Sinking

The maximum power dissipation supported by the device is dependent upon board design and layout. Mounting pad configuration on the PCB, the board material, and the ambient temperature affect the rate of junction temperature rise for the part. For reliable operation junction temperature should be limited to  $+125\text{ }^{\circ}\text{C}$ . The maximum power dissipation the NCP187 can handle is given by:

$$P_{D(\text{MAX})} = \frac{[T_{J(\text{MAX})} - T_A]}{R_{\theta JA}} \quad (\text{eq. 1})$$

The power dissipated by the NCP187 for given application conditions can be calculated from the following equations:

## NCP187

$$P_D \approx V_{IN}(I_{GND} + I_{OUT}) + I_{OUT}(V_{IN} - V_{OUT}) \quad (\text{eq. 2})$$

or

$$V_{IN(MAX)} \approx \frac{P_{D(MAX)} + (V_{OUT} \times I_{OUT})}{I_{OUT} + I_{GND}} \quad (\text{eq. 3})$$

### Hints

V<sub>IN</sub> and GND printed circuit board traces should be as wide as possible. When the impedance of these traces is high, there is a chance to pick up noise or cause the regulator to malfunction. Place external components, especially the output capacitor, as close as possible to the NCP187, and make traces as short as possible.

# NCP187

## ADJUSTABLE VERSION

Not only adjustable version, but also any fixed version can be used to create adjustable voltage, where original fixed voltage becomes reference voltage for resistor divider and feedback loop. Output voltage can be equal or higher than original fixed option, while possible range is from 0.8 V up to 5.2 V. Picture below shows how to add external resistors to increase output voltage above fixed value.

Output voltage is then given by equation:

$$V_{OUT} = V_{FIX} \times (1 + R1/R2)$$




Figure 16.

Please note that output noise is amplified by  $V_{OUT} / V_{FIX}$  ratio. For example, if original 0.8 V fixed variant is used to create 3.6 V output voltage, output noise is increased  $3.6/0.8 = 4.5$  times and real value will be  $4.5 \times 15 \mu V_{rms} = 67.5 \mu V_{rms}$ . For noise sensitive applications it is

recommended to use as high fixed variant as possible – for example in case above it is better to use 3.3 V fixed variant to create 3.6 V output voltage, as output noise will be amplified only  $3.6/3.3 = 1.09 \times (16.4 \mu V_{rms})$ .

## ORDERING INFORMATION

| Device part no.  | Voltage Option | Marking | Option                       | Package                     | Shipping†          |
|------------------|----------------|---------|------------------------------|-----------------------------|--------------------|
| NCP187AMTADJTAG  | ADJ.           | TA      | With Active Output Discharge | WDFN6 2x2 non WF (Pb-Free)  | 3000 / Tape & Reel |
| NCP187AMT120TAG  | 1.2V           | TJ      |                              |                             |                    |
| NCP187AMT300TAG  | 3.0V           | TK      |                              |                             |                    |
| NCP187AMT330TAG  | 3.3V           | TL      |                              |                             |                    |
| NCP187AMTWADJTAG | ADJ.           | L2      | With Active Output Discharge | WDFNW6 2x2 WF SLP (Pb-Free) |                    |
| NCP187AMTW080TAG | 0.8V           | LG      |                              |                             |                    |

† For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, [BRD8011/D](#).




## NCP187

### REVISION HISTORY


| Revision | Description of Changes | Date       |
|----------|------------------------|------------|
| 5        | OPN table updated.     | 07/14/2025 |

This document has undergone updates prior to the inclusion of this revision history table. The changes tracked here only reflect updates made on the noted approval dates.




**WDFN6 2x2, 0.65P**  
**CASE 511BR**  
**ISSUE C**


DATE 01 DEC 2021



TOP VIEW



SIDE VIEW



BOTTOM VIEW

**GENERIC**  
**MARKING DIAGRAM\***




XX = Specific Device Code  
M = Date Code


\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

**NOTES:**

1. DIMENSION AND TOLERANCING PER ASME Y14.5, 2009.
2. CONTROLLING DIMENSION: MILLIMETERS
3. DIMENSION *b* APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 MM FROM THE TERMINAL TIP.
4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.




DETAIL B  
ALTERNATE CONSTRUCTION



DETAIL A  
ALTERNATE CONSTRUCTIONS

| DIM | MILLIMETERS |      |      |
|-----|-------------|------|------|
|     | MIN.        | NOM. | MAX. |
| A   | 0.70        | 0.75 | 0.80 |
| A1  | 0.00        | ---  | 0.05 |
| A3  | 0.20 REF    |      |      |
| b   | 0.25        | 0.30 | 0.35 |
| D   | 1.90        | 2.00 | 2.10 |
| D2  | 1.50        | 1.60 | 1.70 |
| E   | 1.90        | 2.00 | 2.10 |
| E2  | 0.90        | 1.00 | 1.10 |
| e   | 0.65 BSC    |      |      |
| K   | 0.20 REF    |      |      |
| L   | 0.20        | 0.30 | 0.40 |
| L1  | ---         | ---  | 0.15 |



RECOMMENDED  
MOUNTING FOOTPRINT

For additional information on our Pb-Free strategy and soldering details, please download the DN Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERM/D.


|                         |                         |                                                                                                                                                                                  |
|-------------------------|-------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <b>DOCUMENT NUMBER:</b> | <b>98AON55829E</b>      | Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |
| <b>DESCRIPTION:</b>     | <b>WDFN6 2X2, 0.65P</b> | <b>PAGE 1 OF 1</b>                                                                                                                                                               |

onsemi and onsemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.


**WDFNW6 2x2, 0.65P**  
**CASE 511DW**  
**ISSUE B**


DATE 15 JUN 2018

SCALE 4:1


**NOTES:**

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS
3. DIMENSION **b** APPLIES TO PLATED TERMINALS AND IS MEASURED BETWEEN 0.15 AND 0.30MM FROM THE TERMINAL TIP.
4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.
5. THIS DEVICE CONTAINS WETTABLE FLANK DESIGN FEATURES TO AID IN FILLET FORMATION ON THE LEADS DURING MOUNTING.

| DIM | MILLIMETERS |      |      |
|-----|-------------|------|------|
|     | MIN.        | NOM. | MAX. |
| A   | 0.70        | 0.75 | 0.80 |
| A1  | ---         | ---  | 0.05 |
| A3  | 0.20 REF    |      |      |
| A4  | 0.10        | ---  | ---  |
| b   | 0.25        | 0.30 | 0.35 |
| D   | 1.90        | 2.00 | 2.10 |
| D2  | 1.50        | 1.60 | 1.70 |
| E   | 1.90        | 2.00 | 2.10 |
| E2  | 0.80        | 0.90 | 1.00 |
| e   | 0.65 BSC    |      |      |
| K   | 0.25 REF    |      |      |
| L   | 0.25        | 0.30 | 0.35 |
| L3  | 0.05 REF    |      |      |

**GENERIC MARKING DIAGRAM\***


M = Month Code  
 ■ = Pb-Free Package

(Note: Microdot may be in either location)

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

|                         |                          |                                                                                                                                                                                  |
|-------------------------|--------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <b>DOCUMENT NUMBER:</b> | <b>98AON79327G</b>       | Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |
| <b>DESCRIPTION:</b>     | <b>WDFNW6 2x2, 0.65P</b> | <b>PAGE 1 OF 1</b>                                                                                                                                                               |

onsemi and onsemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

**onsemi**, **Onsemi**, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at [www.onsemi.com/site/pdf/Patent-Marking.pdf](http://www.onsemi.com/site/pdf/Patent-Marking.pdf). **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## ADDITIONAL INFORMATION

### TECHNICAL PUBLICATIONS:

Technical Library: [www.onsemi.com/design/resources/technical-documentation](http://www.onsemi.com/design/resources/technical-documentation)  
onsemi Website: [www.onsemi.com](http://www.onsemi.com)

### ONLINE SUPPORT: [www.onsemi.com/support](http://www.onsemi.com/support)

For additional information, please contact your local Sales Representative at  
[www.onsemi.com/support/sales](http://www.onsemi.com/support/sales)