


- **SCSI SPI-2, SPI-3, SPI-4, Ultra160, Ultra320 Compliance**
- **Smallest Footprint**
- **Lowest Channel Capacitance, 2 pF**
- **Less than 0.5-pF Capacitance Differential Between Pairs**
- **2.7 V to 5.25 V Operation**
- **Differential Failsafe Bias**
- **64-Pin Low Profile QFP**



description

†For the UCC5647, Pin 47 is DISCNCT1 and Pin 48 is DISCNCT2.

The UCC5646 is a twenty-seven line active terminator for low-voltage-differential (LVD) SCSI networks. This LVD SCSI-only design allows the user to reach peak bus performance, while reducing system cost. The device is designed as an active Y-terminator to improve the frequency response of the LVD SCSI Bus. Designed with a 2-pF (typical) channel capacitance, the UCC5646 allows for minimal bus loading for a maximum number of peripherals. With the UCC5646, the designer is able to comply with the Ultra2, Ultra3, Ultra160 and Ultra320 specifications. The UCC5646 also provides a much-needed system migration path for the ever improving SCSI system standards.

This device is available in the 64-pin low-profile QFP package for ease of layout use.

Single-ended (SE) and high-voltage differential (HVD) SCSI drivers are not supported.

AVAILABLE OPTIONS


| TA | DISCONNECT STATUS | PACKAGED DEVICES† |
|-------------|-------------------|----------------------|
| | | LOW PROFILE QFP (PM) |
| 0°C to 70°C | REGULAR | UCC5646PM |
| | REVERSE | UCC5647PM |

† The PM package is available taped and reeled. Add TR suffix to device type (e.g. UCC5646PMTR) to order quantities of 1000 devices per reel.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

block diagram



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†‡

| | |
|---|----------------|
| Input voltage V_{IN} (STRMPWR, PTRMPWR) | 6 V |
| Signal line input voltage | 0 V to 5 V |
| Regulator output current | 0.75 A |
| Storage temperature range, T_{stg} | -55°C to 150°C |
| Operating virtual junction temperature range, T_J | -55°C to 150°C |
| Lead temperature (soldering, 10 seconds) | 300°C |

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

‡ Unless otherwise indicated, voltages are reference to ground and currents are positive into and negative out of the specified terminals. Consult *Packaging Section* of the Databook for thermal limitations and considerations of packages. All voltages are referenced to GND.

UCC5646, UCC5647
27-LINE 3-V - 5-V LVD TERMINATOR
FOR WIDE ULTRA2, ULTRA3, ULTRA160 AND ULTRA320
 SLUS386B – FEBRUARY 2000 – REVISED APRIL 2001

**electrical characteristics over recommended operating free-air temperature range,
 $xTRMPWR = 2.7\text{ V to }5.25\text{ V}$, $T_A = 0^\circ\text{C to }70^\circ\text{C}$, $DISCNCT1 = DISCNCT2 = 0\text{ V}$ for UCC5646,
 $DISCNCT1 = DISCNCT2 = \text{open}$ for UCC5647, $T_A = T_J$, (unless otherwise noted)**

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|--|--|------|------|------|------------------|
| xTRMPWR Supply Current Section | | | | | |
| xTRMPWR supply current | LVD mode | | 65 | | mA |
| | Disabled terminator | | 500 | | μA |
| 1.25 V Regulator Section | | | | | |
| 1.25 V regulator | $0.5\text{ V} \leq V_{CM} \leq 2.0\text{ V}$, See Note 1 | 1.15 | 1.25 | 1.35 | V |
| Regulator source current | $V_{REG} = 0\text{ V}$ | | -300 | -240 | mA |
| Regulator sink current | $V_{REG} = 3.0\text{ V}$ | 240 | 300 | | mA |
| 1.3 V (DIFSENS) Regulator Section | | | | | |
| 1.3 V regulator | $-5\text{mA} \leq I_{DIFSENS} \leq 50\text{ }\mu\text{A}$ | 1.2 | 1.3 | 1.4 | V |
| Short-circuit source current | $V_{DIFSENS} = 0\text{ V}$ | -5 | -8 | -15 | mA |
| Short-circuit sink current | $V_{DIFSENS} = 2.75\text{ V}$ | 50 | 200 | | μA |
| Differential Termination Section (Applies to each line pair 1–27) | | | | | |
| Differential bias voltage | | 100 | 125 | | mV |
| Differential impedance | | 100 | 105 | 110 | Ω |
| Common-mode bias voltage | L+ and L– shorted together | 1.15 | 1.25 | 1.35 | V |
| Common-mode impedance | L+ and L– shorted together, See Note 2 | 110 | 140 | 165 | Ω |
| Disconnected Termination Section | | | | | |
| Output leakage current | | 10 | 400 | | nA |
| Output capacitance | SE measurement to GND, See Note 3 | | 3 | | pF |
| Disconnect Control (DISCNCT1) or (DISNCNT2) and DIFFB Input Section | | | | | |
| DISCNCT threshold voltage | | 0.8 | 1.5 | 2.0 | V |
| DISCNCT input current | $V_{DISCNCT} = 0\text{ V and }2.0\text{ V}$ | -30 | -10 | | μA |
| DIFFB SE to LVD threshold voltage | | 0.5 | 0.7 | | V |
| DIFFB LVD to HPD threshold voltage | | 1.9 | 2.4 | | V |
| DIFFB Input current | $0\text{ V} \leq V_{DIFFB} \leq 2.75\text{ V}$, | -10 | 10 | | μA |
| Low-Voltage Differential (LVD) Status Bit Section | | | | | |
| Source current | $V_{LOAD} = 2.4\text{ V}$ | | -6 | -4 | mA |
| Sink current | $V_{LOAD} = 0.4\text{ V}$ | 2 | 5 | | mA |
| Thermal Shutdown Section | | | | | |
| Thermal shutdown threshold | For increasing temperature | 140 | 155 | 170 | $^\circ\text{C}$ |
| Thermal shutdown hysteresis | | | 10 | | $^\circ\text{C}$ |

NOTE 1: VCM is applied to all L+ and L– lines simultaneously.

NOTE 2: $Z_{CM} = \frac{2.0\text{ V} - 0.5\text{ V}}{[I_{VCM(\text{max})} - I_{VCM(\text{min})}]}$, $V_{CM(\text{max})} = 2.0\text{ V}$, $V_{CM(\text{min})} = 0.5\text{ V}$

NOTE 3: Ensured by design, not production tested.

pin descriptions

STRMPWR: 2.7 V to 5.25 V power supply for all circuitry except the 1.25-V regulator.

SGND: Ground reference for all circuitry except the 1.25-V regulator.

PTRMPWR: 2.7 V to 5.25 V power supply for the 1.25-V regulator.

PGND: Ground reference for the 1.25-V regulator.

REG: Output of the internal 1.25-V regulator; must be connected to a 4.7- μ F bypass capacitor and a high-frequency, low-ESR 0.01- μ F capacitor to GND.

DIFSENS: Drives the SCSI bus DIFF SENSE line to 1.3 V to detect what types of devices are tied to the bus.

DIFFB: DIFF SENSE input pin. Connect through a 20-k Ω resistor to DIFSENS and through a 0.1- μ F capacitor to GND. Input to comparators that detect what type of drives are connected to the SCSI bus.

DISCNCT1: Disconnect one controls termination lines 10–27 (control and low byte).

DISCNCT2: Disconnect two controls termination lines 1–9 (high byte).

LVD: TTL compatible status bit indicating when low-voltage-differential voltage is present on DIFFB.

L1– thru L27–: Negative lines for the SCSI bus.

L1+ thru L27+: Positive lines for the SCSI bus.

UCC5646, UCC5647
27-LINE 3-V - 5-V LVD TERMINATOR
FOR WIDE ULTRA2, ULTRA3, ULTRA160 AND ULTRA320
 SLUS386B – FEBRUARY 2000 – REVISED APRIL 2001




Figure 1. Typical Application Diagram

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265