

ABT22V10A5, A7

SYMBOL	FUNCTION
I1 – I11	Dedicated Input
F0 – F9	Macro Cell Input/Output
CLK/I0	Clock Input/Dedicated Input
V _{CC}	Supply Voltage
GND	Ground

5V high-speed universal PLD device
with live insertion capability

ABT22V10A5, A7

ABSOLUTE MAXIMUM RATINGS¹

SYMBOL	PARAMETER	RATINGS		UNIT
		MIN	MAX	
V _{CC}	Supply voltage ²	−0.5	+7.0	V _{DC}
V _{IN}	Input voltage ²	−1.2	V _{CC} + 0.5	V _{DC}
V _{OUT}	Output voltage	−0.5	V _{CC} + 0.5	V _{DC}
I _{IN}	Input currents	−30	+30	mA
I _{OUT}	Output currents		+100	mA
T _{stg}	Storage temperature range	−65	+150	°C

NOTES:

- 1. Stresses above those listed may cause malfunction or permanent damage to the device. This is a stress rating only. Functional operation at these or any other condition above those indicated in the operational and programming specification of the device is not implied.
- 2. Except in programming mode.


OPERATING RANGES

SYMBOL	PARAMETER	RATINGS		UNIT
		MIN	MAX	
V _{CC}	Supply voltage	+4.75	+5.25	V _{DC}
T _{amb}	Operating free-air temperature	0	+75	°C


THERMAL RATINGS

TEMPERATURE	
Maximum junction	150°C
Maximum ambient	75°C
Allowable thermal rise ambient to junction	75°C

VOLTAGE WAVEFORM



TEST LOAD CIRCUIT



5V high-speed universal PLD device with live insertion capability

ABT22V10A5, A7

DC ELECTRICAL CHARACTERISTICS

Over operating ranges.

SYMBOL	PARAMETER	TEST CONDITIONS ¹	LIMITS		UNIT	
			MIN	MAX		
Input voltage						
V _{IL}	Low	V _{CC} = MIN		0.8	V	
V _{IH}	High	V _{CC} = MAX	2.0		V	
V _I	Clamp	V _{CC} = MIN, I _{IN} = −18mA		−1.2	V	
Output voltage						
V _{OH}	High-level output voltage	V _{CC} = MIN V _I = V _{IH} or V _{IL}	I _{OH} = −32mA	2.0		V
			I _{OH} = −16mA	2.4		V
V _{OL}	Low-level output voltage	V _{CC} = MIN V _I = V _{IH} or V _{IL}	I _{OL} = 48mA		0.5	V
Input current						
I _{IL}	Low	V _{CC} = MAX, V _{IN} = 0.4V		−10		μA
I _{IH}	High	V _{CC} = MAX, V _{IN} = 2.7V		10		μA
I _I	Max input current	V _{CC} = MAX, V _{IN} = 5.5V		20		μA
Output current						
I _{PU/PD}	Power-up/down 3-State output current ⁴	V _{CC} < 2.1V; V _O = 0.5V to V _{CC} ; V _I = GND or V _{CC} ; OE/OE = X		50		μA
I _{OZH}	Output leakage ²	V _{CC} = MAX				
		V _{IN} = V _{IL} or V _{IH} ; V _{OUT} = 2.7V				
I _{OZL}	Output leakage ²	V _{IN} = V _{IL} or V _{IH} ; V _{OUT} = 0.4V				
I _{SC}	Short circuit ³	V _{OUT} = 0.5V	−30	−220		mA
I _{CC}	V _{CC} supply current	V _{CC} = MAX, Outputs enabled, V _I = V _{CC} or GND; I _O = 0		200		mA
Ground Bounce			TYP	MAX	UNIT	
V _{OLP}	Minimum dynamic V _{OH} ⁵	V _{CC} = MAX, 25°C C _L = 50pF (including jig capacitance)	1.0	1.2	V	

NOTES:

- These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
- I/O pin leakage is the worst case of I_{OZX} or I_{IX} (where X = H or L).
- No more than one output should be tested at a time. Duration of the short-circuit test should not exceed one second. $V_{OUT} = 0.5\text{V}$ has been chosen to avoid test problems caused by tester ground degradation.
- This parameter is valid for any V_{CC} between 0V and 1.2 V with a transition time up to 10 mS. From $V_{CC} = 1.2$ to $V_{CC} = 5.0\text{V} \pm 0.25\text{V}$ a transition time of 100 μS is permitted. X = Don't care.
- Guaranteed by design, but not tested. Measured holding one output (the output under test) Low and simultaneously switching all remaining output from a High to a Low state. Switch S1 is closed; 50pF load.

5V high-speed universal PLD device with live insertion capability

ABT22V10A5, A7

AC ELECTRICAL CHARACTERISTICS¹

4.75V ≤ V_{CC} ≤ 5.25V; 0°C ≤ T_{amb} ≤ +75°C

SYMBOL	PARAMETER	TEST CONDITIONS		LIMITS						UNIT
				ABT22V10A5			ABT22V10A7			
				MIN	TYP	MAX	MIN	TYP	MAX	
t _{PD}	Input or feedback to non-registered output ²	Active-LOW		2.0	4.5	5.0	2.0	6.0	7.5	ns
		Active-HIGH		2.0	4.5	5.0	2.0	6.0	7.5	ns
t _S	Setup time from input or SP to Clock			2.0	1.3		3.5	3.0		ns
t _{SIO}	Setup time from feedback to Clock			2.25	1.5		3.5	3.0		ns
t _H	Hold time			0			0			ns
t _{SKEWR}	Skew between registered outputs ^{4, 7}					1.0			1.0	ns
t _{CO}	Clock to output			2.0	3.5	4.0	2.0	4.5	5.5	ns
t _{CF}	Clock to feedback ³				2.0	4.0		3.0	5.0	ns
t _{AR}	Asynchronous Reset to registered output					10.0			10.0	ns
t _{ARW}	Asynchronous Reset width			6.0			7.5			ns
t _{ARR}	Asynchronous Reset recovery time			4.0			5.5			ns
t _{SPR}	Synchronous Preset recovery time			4.5			5.0			ns
t _{WL}	Width of Clock LOW			2.0			3.0			ns
t _{WH}	Width of Clock HIGH			2.0			3.0			ns
f _{MAX}	Maximum frequency; External feedback 1/(t _S + t _{CO}) ⁴			167	208		111	133		MHz
	Maximum frequency; Internal feedback 1/(t _S + t _{CF}) ⁴			167	303		125	166		MHz
t _{EA}	Input to Output Enable ⁵					8.0			8.0	ns
t _{ER}	Input to Output Disable ⁵					7.5			7.5	ns
Capacitance ⁶										
C _{IN}	Input Capacitance (Pin 2)	V _{IN} = 2.0V	V _{CC} = 5.0V T _{amb} = 25°C f = 1MHz		8			8		pF
	Input Capacitance (Others)	V _{IN} = 2.0V			4			4		pF
C _{OUT}	Output Capacitance	V _{OUT} = 2.0V			8			8		pF

NOTES:

- Test Conditions: R₁ = 300Ω, R₂ = 390Ω
- t_{PD} is tested with switch S₁ closed and C_L = 50pF (including jig capacitance). V_{IH} = 3V, V_{IL} = 0V, V_T = 1.5V.
- Calculated from measured f_{MAX} internal.
- These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected.
- For 3-State output; output enable times are tested with C_L = 50pF to the 1.5V level, and S₁ is open for high-impedance to High tests and closed for high-impedance to Low tests. Output disable times are tested with C_L = 5pF. High-to-High impedance tests are made to an output voltage of V_T = (V_{OH} - 0.5V) with S₁ open, and Low-to-High impedance tests are made to the V_T = (V_{OL} + 0.5V) level with S₁ closed.
- These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.
- Skew is measured with all outputs switching in the same direction.

5V high-speed universal PLD device with live insertion capability

ABT22V10A5, A7

PRODUCT FEATURES

Low Ground Bounce

The Philips Semiconductors BiCMOS QUBiC process produces exceptional noise immunity. The typical ground bounce, with 9 outputs simultaneously switching and the 10th output held low, is less than 1.0V. V_{OLP} is tested by holding one output (the output under test) in the Low state and then simultaneously switching all remaining outputs from a High to a Low state (each output is loaded with 50pF). The maximum peak voltage on the output under test is guaranteed to be less than 1.2 Volts.

Live Insertion/Extraction Capability

There are some inherent problems associated with inserting or extracting an unpowered module from a powered-up, active system. The ABT22V10A outputs have been designed such that any chance of bus contention, glitching or clamping is eliminated.

Detailed information on this feature is provided in an application note AN051: *Philips PLDs Support Live Insertion Applications*.

Improved Fuse Verification Circuitry Increases Reliability

Philips has developed a new means of testing the integrity of fuses, both blown and intact fuses, which insures that all the fuses have been correctly programmed and that each and every fuse – whether “blown” or “intact” – is at the appropriate and optimal fuse resistance. This dual verify scheme represents a significant improvement over single reference voltage comparisons schemes that have been used for bipolar devices since the late 1980s. Detailed information on this feature is provided in an application note entitled *Dual Verify Technique Increases Reliability of PLDs*.

Programmable 3-stage Outputs

Each output has a 3-Stage output buffer with 3-State control. A product term controls the buffer, allowing enable and disable to be a function of any product of device inputs or output feedback. The combinatorial output provides a bidirectional I/O pin, and may be configured as a dedicated input if the buffer is always disabled.

Programmable Output Polarity

The polarity of each macro cell output can be Active-HIGH or Active-LOW, either to match output signal needs or to reduce product terms. Programmable polarity allows Boolean expressions to be written in their most compact form (true or inverted), and the output can still be of the desired polarity. It can also save “DeMorganizing” efforts.

Selection is controlled by programmable bit S_0 in the Output Macro Cell, and affects both registered and combinatorial outputs.

Selection is automatic, based on the design specification and pin definitions. If the pin definition and output equation have the same polarity, the output is programmed to be Active-HIGH ($S_0 = 1$).

Preset/Reset

For initialization, the ABT22V10A has additional Preset and Reset product terms. These terms are connected to all registered outputs. When the Synchronous Preset (SP) product term is asserted high, the output registers will be loaded with a HIGH on the next LOW-to-HIGH clock transition. When the Asynchronous Reset (AR) product term is asserted high, the output registers will be immediately loaded with a LOW, independent of the clock.

Note that Preset and Reset control the flip-flop, not the output pin. The output level is determined by the output polarity selected.

Power-Up Reset

All flip-flops power-up to a logic LOW for predictable system initialization. Outputs of the ABT22V10A will depend on the programmed output polarity. The V_{CC} rise must be monotonic and the reset delay time is 1–10µs maximum.

Security Fuse

After programming and verification, ABT22V10A designs can be secured by programming the security fuse link. Once programmed, this fuse defeats readback of the internal programmed pattern by a device programmer, securing proprietary designs from competitors. When the security fuse is programmed, the array will read as if every fuse is programmed.

Quality and Testability

The ABT22V10A offers a very high level of built-in quality. Extra programmable fuses provide a means of verifying performance of all AC and DC parameters. In addition, this verifies programmability and functionality of the device to provide the highest programming and post-programming functional yields.

Technology

The BiCMOS ABT22V10A is fabricated with the Philips Semiconductors process known as QUBiC. QUBiC combines an advanced, state-of-the-art 1.0µm (drawn feature size) CMOS process with an ultra fast bipolar process to achieve superior speed and drive capabilities. QUBiC incorporates three layers of Al/Cu interconnects for reduced chip size, and our proven Ti-W fuse technology ensures highest programming yields.

Programming

The ABT22V10A is fully supported by industry standard (JEDEC compatible) PLD CAD tools, including Philips Semiconductors SNAP design software package. ABEL™ CUPL™ and PALASM 90 design software packages also support the ABT22V10A architecture.

All packages allow Boolean and state equation entry formats, SNAP, ABEL and CUPL also accept, as input, schematic capture format.

Output Register Preload

The register on the ABT22V10A can be preloaded from the output pins to facilitate functional testing of complex state machine designs. This feature allows direct loading of arbitrary states, making it unnecessary to cycle through long test vector sequences to reach a desired state. In addition, transitions from illegal states can be verified by loading illegal states and observing proper recovery. The procedure for preloading follows:

1. Raise V_{CC} to $5.0V \pm 0.25V$.
2. Set pin 2 or 3 to V_{HH} to disable outputs and enable preload.
3. Apply the desired value (V_{ILP}/V_{IHP}) to all registered output pins. Leave combinatorial output pins floating.
4. Clock Pin 1 from V_{ILP} to V_{IHP} .
5. Remove V_{ILP}/V_{IHP} from all registered output pins.
6. Lower pin 2 or 3 to V_{ILP} .
7. Enable the output registers according to the programmed pattern.
8. Verify V_{OL}/V_{OH} at all registered output pins. Note that the output pin signal will depend on the output polarity.

ABEL is a trademark of Data I/O Corp.
CUPL is a trademark of Logical Devices, Inc.
PALASM is a registered trademark of AMD Corp.

5V high-speed universal PLD device with live insertion capability

ABT22V10A5, A7

Metastable Characteristics

Philips provides complete data on the ABT22V10A5's metastable characteristics. While the ABT22V10A5 **does not** employ Philips patented metastable immune flip-flop, its metastable characteristics are still quite favorable relative to competitive devices. For information on metastable immune PLDs, refer to the datasheets for the ABT22V10-7 for 5V applications or the LVT22V10-7 for 3.3V designs.

Design Example

Suppose a designer wants to use the ABT22V10A5 for synchronizing asynchronous data that is arriving at 10MHz (as measured by a frequency counter), in a 5V system that has a clock frequency of 50MHz, at an ambient temperature of 25°C. The next device in the system samples the output of the ABT22V10A5 5.5ns after the clock edge to ensure that any metastable conditions that occur have time to resolve to the correct state. The MTBF for this situation can be calculated by using the equation below:

$$MTBF = e(t'/\tau)/T_0 F_C F_1$$

In this formula, F_C is the frequency of the clock, F_1 is the average input event frequency, and t' is the time after the clock pulse that the output is sampled ($t' > T_{CO}$). T_0 and τ are device parameters provided by the semiconductor manufacturer (refer to Table 1 for the ABT22V10A5 metastability specifications). T_0 and τ are derived from tests and can be most nearly be defined as follows: τ is a function of the rate at which a latch in a metastable state resolves that condition. T_0 is a function of the measurement of the propensity of a latch to enter a metastable state. T_0 is also a normalization constant which is a very strong function of the normal propagation delay of the device.

In this situation, the F_1 will be twice that data frequency, or 20MHz, because input events consist of both low and high transitions. Thus in this case F_C is 50MHz, F_1 is 20MHz, τ is 85.6ps, t' is 5.5ns, and T_0 is 4.55 seconds. Using the above formula, the actual MTBF for this situation is 1.76×10^{12} seconds, or 55,889 years for the ABT22V10A5.


Table 1. Typical Values for τ and T_0 at various V_{CC} 's and Temperatures

V_{CC}	0°C		+25°C		+75°C	
	τ	T_0	τ	T_0	τ	T_0
5.25V	72.00ps	7.20E+01	96.70ps	4.59E-01	105.00ps	1.43E-01
5.00V	72.80ps	2.06E+02	85.60ps	4.55E+00	100.00ps	8.37E-01
4.75V	68.70ps	9.97E+03	81.70ps	4.85E+01	99.80ps	1.29E+00

5V high-speed universal PLD device with live insertion capability

ABT22V10A5, A7

LOGIC DIAGRAM



5V high-speed universal PLD device with live insertion capability

ABT22V10A5, A7

FUNCTIONAL DIAGRAM




Figure 1. Functional Diagram

FUNCTIONAL DESCRIPTION

The ABT22V10A allows the systems engineer to implement the design on-chip, by opening fuse links to configure AND and OR gates within the device, according to the desired logic function.

Product terms with all fuses opened assume the logical HIGH state; product terms connected to both True and Complement of any single input assume the logical LOW state.

The ABT22V10A has 12 inputs and 10 I/O Macro Cells (Figure 1). The Macro Cell allows one of four potential output configurations,

registered output or combinatorial I/O, Active-HIGH or Active-LOW (see Figure 2). The configuration choice is made according to the user's design specification and corresponding programming of the configuration bits S_0 – S_1 . Multiplexer controls are connected to ground (0) through a programmable fuse link, selecting the "0" path through the multiplexer. Programming the fuse disconnects the control line from GND and it floats to V_{CC} (1), selecting the "1" path.

5V high-speed universal PLD device
with live insertion capability

ABT22V10A5, A7

OUTPUT MACRO CELL




Figure 2. Output Macro Cell Logic Diagram




Figure 3. Output Macro Cell Configurations

Registered Output Configuration

Each Macro Cell of the ABT22V10A includes a D-type flip-flop for data storage and synchronization. The flip-flop is loaded on the LOW-to-HIGH transition of the clock input. In the registered configuration ($S_1 = 0$), the array feedback is from \overline{Q} of the flip-flop.

Combinatorial I/O Configuration

Any Macro Cell can be configured as combinatorial by selecting the multiplexer path that bypasses the flip-flop ($S_1 = 1$). In the combinatorial configuration, the feedback is from the pin.

Variable Input/Output Pin Ratio

The ABT22V10A has twelve dedicated input lines, and each Macro Cell output can be an I/O pin. Buffers for device inputs have complementary outputs to provide user-programmable input signal polarity.

5V high-speed universal PLD device with live insertion capability


ABT22V10A5, A7

SWITCHING WAVEFORMS


 $V_T = 1.5V$.

Input pulse amplitude 0V to 3.0V.



Input rise and fall times 1.5ns max.




Combinatorial Output




Registered Output

Clock to Feedback (f_{MAX} Internal)
(See Path at Right)


Clock to Feedback




Clock Width



Input to Output Disable/Enable



Asynchronous Reset



Synchronous Preset

SP00377

5V high-speed universal PLD device
with live insertion capability

ABT22V10A5, A7

“AND” ARRAY – (I, B)

STATE	CODE
INACTIVE ¹	O

STATE	CODE
TRUE	H

STATE	CODE
COMPLEMENT	L


STATE	CODE
DON'T CARE	—

SP00008

NOTE:
1. This is the initial state.

PRELOAD SET-UP

SYMBOL	PARAMETER	LIMITS			UNIT
		MIN	REC	MAX	
V _{HH}	Super-level input voltage	9.5	9.5	10	V
V _{ILH}	Low-level input voltage	0	0	0.8	V
V _{IHP}	High-level input voltage	2.4	5.0	5.5	V
t _D	Delay time	100	200	1000	ns
t _{I/O}	I/O valid after Pin 2 or 3 drops from V _{HH} to V _{ILP}	100			ns



5V high-speed universal PLD device
with live insertion capability

ABT22V10A5, A7


POWER-UP RESET

The power-up reset feature ensures that all flip-flops will be reset to LOW after the device has been powered up. The output state will depend on the programmed pattern. This feature is valuable in simplifying state machine initialization. A timing diagram and parameter table are shown below. Due to the synchronous operation

of the power-up reset and the wide range of ways V_{CC} can rise to its steady state, two conditions are required to ensure a valid power-up reset. These conditions are:

1. The V_{CC} rise must be monotonic.
2. Following reset, the clock input must not be driven from LOW to HIGH until all applicable input and feedback setup times are met.

SYMBOL	PARAMETER	LIMITS		UNIT
		MIN	MAX	
t_{PR}	Power-up Reset Time		1	μs
t_S	Input or Feedback Setup Time	See AC Electrical Characteristics		
t_{WL}	Clock Width LOW			



OTHER PHILIPS 22V10 DEVICES

Philips offers a complete family of 22V10 devices, addressing a wide variety of design applications. This Features Matrix summarizes the basic features of each specific device.

PHILIPS 22V10 FEATURES MATRIX

	PL22V10-10/-15	LVT22V10-7	ABT22V10-7	ABT22V10A5	ABT22V10A7
Operating supply voltage	+4.75 to +5.25V	+3.0 to +3.6V ¹	+4.75 to +5.25V	+4.75 to +5.25V	+4.75 to +5.25V
Live Insertion	No	Yes	No	Yes	Yes
Dual Verify	No	Yes	No	Yes	Yes
Metastability	No	Hardened	Immune	No	No
Source Drive Capability	4mA ($V_{OH} = 2.4V$)	16mA ($V_{OH} = 2.0V$)	16mA ($V_{OH} = 2.4V$)	16mA ($V_{OH} = 2.4V$)	16mA ($V_{OH} = 2.4V$)
Sink Drive Capability	16mA ($V_{OL} = 0.5V$)	32mA ($V_{OL} = 0.5V$)	48mA ($V_{OL} = 0.5V$)	48mA ($V_{OL} = 0.5V$)	48mA ($V_{OL} = 0.5V$)
Low Ground Bounce	No	Yes	Yes	Yes	Yes
Package Availability:					
Plastic Dual In-Line (N)	24-Pin	24-Pin	24-Pin	not available	not available
Plastic Leaded Chip Carrier (A)	24-Pin	28-Pin	28-Pin	28-Pin	28-Pin
Plastic Small Outline Large (D)	24-Pin	24-Pin	not available	not available	not available

NOTE:


1. 5 volt compatible I/O. Inputs are capable of handling 7V and the outputs can also be pulled up to 7 volts.

5V high-speed universal PLD device with live insertion capability


ABT22V10A5, A7

ABT22V10A5 TIMING CHARACTERIZATION


Normalized t_{CO} vs Temperature
($V_{CC} = 5.0V$, output capacitance = 50pF, 5 outputs switching)




Normalized t_{PD} vs Temperature
($V_{CC} = 5.0V$, output capacitance = 50pF, 5 outputs switching)



Normalized t_{CO} vs VCC
(temp = 25°C, output capacitance = 50pF, 5 outputs switching)



Normalized t_{PD} vs VCC
(temp = 25°C, output capacitance = 50pF, 5 outputs switching)







The timing characterization represents the average values of a representative sample for each parameter. The data can be used to derate the MAX AC CHARACTERIZATION based upon the specific user design. Philips guarantees the MAX AC CHARACTERIZATION specifications.

SP00370

5V high-speed universal PLD device with live insertion capability

ABT22V10A5, A7

ABT22V10A5 TIMING CHARACTERIZATION



The timing characterization represents the average values of a representative sample for each parameter. The data can be used to derate the MAX AC CHARACTERIZATION based upon the specific user design. Philips guarantees the MAX AC CHARACTERIZATION specifications.


SP00371

5V high-speed universal PLD device
with live insertion capability

ABT22V10A5, A7

PLCC28: plastic leaded chip carrer; 28 leads; pedestal

SOT261-3



DIMENSIONS (millimetre dimensions are derived from the original inch dimensions)

UNIT	A	A ₁ min.	A ₃	A ₄ max.	b _p	b ₁	D ⁽¹⁾	E ⁽¹⁾	e	e _D	e _E	H _D	H _E	k	Øj	L _p	v	w	y	Z _D ⁽¹⁾ max.	Z _E ⁽¹⁾ max.	β
mm	4.57 4.19	0.13	0.25	3.05	0.53 0.33	0.81 0.66	11.58 11.43	11.58 11.43	1.27	10.92 9.91	10.92 9.91	12.57 12.32	12.57 12.32	1.22 1.07	5.69 5.54	1.44 1.02	0.18	0.18	0.10	2.06	2.06	45°
inches	0.180 0.165	0.005	0.01	0.12	0.021 0.013	0.032 0.026	0.456 0.450	0.456 0.450	0.05	0.430 0.390	0.430 0.390	0.495 0.485	0.495 0.485	0.048 0.042	0.224 0.218	0.057 0.040	0.007	0.007	0.004	0.081	0.081	

Note
1. Plastic or metal protrusions of 0.01 inches maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT261-3		MO-047AB				92-11-17 95-02-25