

## 2Mx64 3.3V Simultaneous Operation NOR Flash Multi-Chip Package


### FEATURES

- Access Times of 90, 100, 120ns
- Packaging
  - 159 PBGA, 13x22mm - 1.27mm pitch
- 1,000,000 Erase/Program Cycles
- Sector Architecture
  - Eight - 8Kbyte sectors
  - Sixty three 64-Kbyte sectors
- Bottom boot block
- Organized as 2Mx64 or 2x2Mx32
- Commercial, Industrial and Military Temperature Ranges
- 3.3 Volt for Read and Write Operations
- Erase Suspend/Resume
  - Suspends erase operations to allow programming in same bank
- Data# Polling and Toggle Bits
  - Provides a software method of detecting the status of program or erase cycles
- Unlock Bypass Program command
  - Reduces overall programming time when issuing multiple program command sequences
- Ready/Busy# output (RY/BY#)
  - Hardware method for detecting program or erase cycle completion
- Hardware reset pin (RESET#)
  - Hardware method of reset the device to reading array data
- WP#/Acc input pin
  - Write protect (WP#) function allows protection two outermost boot sectors, regardless of sector protect status
  - Acceleration (Acc) function accelerates program timing
- Sector Protection
  - Hardware method of locking a sector, either in-system or using programming equipment, to prevent any program or erase operation within that sector
  - Temporary Sector Unprotect allows changing data in protected sectors in-system
  - Sector can be locked in-system or via programming equipment

Note: For programming information refer to Flash Programming W72M64VB-XBX Application Note.

\* This product is subject to change without notice.


**FIGURE 1 – PIN CONFIGURATION FOR  
W72M64VB-XBX**



**PIN DESCRIPTION**

|         |                                     |
|---------|-------------------------------------|
| DQ0-63  | Data Inputs/Outputs                 |
| A0-20   | Address Inputs                      |
| WE1-4#  | Write Enables                       |
| CS1-4#  | Chip Selects                        |
| OE#     | Output Enable                       |
| RESET#  | Hardware Reset                      |
| WP#/ACC | Hardware Write Protect/Acceleration |
| RY/BY#  | Ready/Busy Output                   |
| Vcc     | Power Supply                        |
| GND     | Ground                              |
| DNU     | Do Not Use                          |

**BLOCK DIAGRAM**



**ABSOLUTE MAXIMUM RATINGS**

| Parameter                               |                              | Unit   |
|-----------------------------------------|------------------------------|--------|
| Operating Temperature                   | -55 to +125                  | °C     |
| Supply Voltage Range (V <sub>CC</sub> ) | -0.5 to +4.0                 | V      |
| Signal Voltage Range                    | -0.5 to V <sub>CC</sub> +0.5 | V      |
| Storage Temperature Range               | -55 to +150                  | °C     |
| Endurance (write/erase cycles)          | 1,000,000 min.               | cycles |

**NOTE:**

- Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.

**CAPACITANCE**

T<sub>A</sub> = +25°C, F = 1.0MHz

| Parameter                 | Symbol           | Max | Unit |
|---------------------------|------------------|-----|------|
| WE1-4# capacitance        | C <sub>WE</sub>  | 7   | pF   |
| CS1-4# capacitance        | C <sub>CS</sub>  | 6   | pF   |
| Data I/O capacitance      | C <sub>I/O</sub> | 7   | pF   |
| Address input capacitance | C <sub>AD</sub>  | 30  | pF   |
| OE# capacitance           | C <sub>OE</sub>  | 22  | pF   |

This parameter is guaranteed by design but not tested.

**RECOMMENDED OPERATING CONDITIONS**

| Parameter              | Symbol          | Min | Max  | Unit |
|------------------------|-----------------|-----|------|------|
| Supply Voltage         | V <sub>CC</sub> | 3.0 | 3.6  | V    |
| Operating Temp. (Mil.) | T <sub>A</sub>  | -55 | +125 | °C   |
| Operating Temp. (Ind.) | T <sub>A</sub>  | -40 | +85  | °C   |

**DATA RETENTION**

| Parameter                   | Test Conditions | Min | Unit  |
|-----------------------------|-----------------|-----|-------|
| Pattern Data Retention Time | 150°C           | 10  | Years |
|                             | 125°C           | 20  | Years |

**DC CHARACTERISTICS – CMOS COMPATIBLE**

V<sub>CC</sub> = 3.3V ± 0.3V, -55°C ≤ T<sub>A</sub> ≤ +125°C

| Parameter                                                             | Symbol           | Conditions                                                                            | Min                 | Max                   | Unit |
|-----------------------------------------------------------------------|------------------|---------------------------------------------------------------------------------------|---------------------|-----------------------|------|
| Input Leakage Current                                                 | I <sub>LI</sub>  | V <sub>CC</sub> = 3.6V, V <sub>IN</sub> = GND to V <sub>CC</sub>                      | -1                  | +1                    | μA   |
| Output Leakage Current                                                | I <sub>LO</sub>  | V <sub>CC</sub> = 3.6V, V <sub>OUT</sub> = GND to V <sub>CC</sub>                     | -1                  | 1                     | μA   |
| V <sub>CC</sub> Active Current for Read (1)                           | I <sub>CC1</sub> | CS# = V <sub>IL</sub> #, OE = V <sub>IH</sub> , f = 5MHz                              |                     | 65                    | mA   |
| V <sub>CC</sub> Active Current for Program or Erase (2,3)             | I <sub>CC2</sub> | CS# = V <sub>IL</sub> #, OE = V <sub>IH</sub> , WE# = V <sub>IL</sub>                 |                     | 140                   | mA   |
| V <sub>CC</sub> Standby Current (2)                                   | I <sub>CC3</sub> | CS# = RESET# = V <sub>CC</sub> ± 0.3V                                                 |                     | 21                    | μA   |
| Automatic Sleep Mode (2,4,5)                                          | I <sub>CC5</sub> | V <sub>IH</sub> = V <sub>CC</sub> ± 0.3V;<br>V <sub>IL</sub> = V <sub>SS</sub> ± 0.3V |                     | 21                    | μA   |
| Acc Accelerated Program Current                                       | I <sub>ACC</sub> | CS# = V <sub>IL</sub> #, OE = V <sub>IH</sub>                                         |                     | 40                    | mA   |
|                                                                       |                  | Acc Pin<br>V <sub>CC</sub> Pin                                                        |                     | 120                   |      |
| Input Low Voltage                                                     | V <sub>IL</sub>  |                                                                                       | -0.5                | 0.8                   | V    |
| Input High Voltage                                                    | V <sub>IH</sub>  | V <sub>CC</sub> = min                                                                 | 0.7xV <sub>CC</sub> | V <sub>CC</sub> + 0.3 | V    |
| Voltage for WP#/Acc Sector Protect/Unprotect and Program Acceleration | V <sub>HH</sub>  | V <sub>CC</sub> = 3.0V + 0/10%                                                        | 11.5                | 12.5                  | V    |
| Voltage for Autoselect and Temporary Sector Unprotect                 | V <sub>ID</sub>  | V <sub>CC</sub> = 3.0V + 0.3.3V                                                       | 11.5                | 12.5                  | V    |
| Output Low Voltage                                                    | V <sub>OL</sub>  | I <sub>OL</sub> = 4.0 mA, V <sub>CC</sub> = 3.0V                                      |                     | 0.45                  | V    |
| Output High Voltage                                                   | V <sub>OH1</sub> | I <sub>OH</sub> = -2.0 mA, V <sub>CC</sub> = 3.0V                                     | 2.4                 |                       | V    |
| Low V <sub>CC</sub> Lock-Out Voltage (5)                              | V <sub>LKO</sub> |                                                                                       | 2.3                 | 2.5                   | V    |

**NOTES:**

- The I<sub>CC</sub> current listed includes both the DC operating current and the frequency dependent component (at 5 MHz). The frequency component typically is less than 8 mA/MHz, with OE# at V<sub>IH</sub>.
- Maximum I<sub>CC</sub> specifications are tested with V<sub>CC</sub> = V<sub>CC</sub> MAX
- I<sub>CC</sub> active while Embedded Algorithm (program or erase) is in progress.
- Automatic sleep mode enables the low power mode when addresses remain stable for t<sub>ACC</sub> + 30ns.
- Not tested.

# AC CHARACTERISTICS – WRITE/ERASE/PROGRAM OPERATIONS – CS# CONTROLLED


 $V_{CC} = 3.3V \pm 0.3V, -55^{\circ}C \leq T_A \leq +125^{\circ}C$ 

| Parameter                                  | Symbol                            | Min | -90 | Max | Min | -100 | Max | Min | -120 | Max | Unit |
|--------------------------------------------|-----------------------------------|-----|-----|-----|-----|------|-----|-----|------|-----|------|
| Write Cycle Time (3)                       | t <sub>AVAV</sub> t <sub>WC</sub> | 90  |     |     | 100 |      |     | 120 |      |     | ns   |
| Write Enable Setup Time                    | t <sub>WLEL</sub> t <sub>WS</sub> | 0   |     |     | 0   |      |     | 0   |      |     | ns   |
| Chip Select Pulse Width                    | t <sub>ELEH</sub> t <sub>CP</sub> | 35  |     |     | 45  |      |     | 50  |      |     | ns   |
| Address Setup Time                         | t <sub>AVEL</sub> t <sub>AS</sub> | 0   |     |     | 0   |      |     | 0   |      |     | ns   |
| Data Setup Time                            | t <sub>DVEH</sub> t <sub>DS</sub> | 45  |     |     | 45  |      |     | 50  |      |     | ns   |
| Data Hold Time                             | t <sub>EHDX</sub> t <sub>DH</sub> | 0   |     |     | 0   |      |     | 0   |      |     | ns   |
| Address Hold Time                          | t <sub>ELAX</sub> t <sub>AH</sub> | 45  |     |     | 45  |      |     | 50  |      |     | ns   |
| Chip Select Pulse Width High (3)           | t <sub>EH</sub> t <sub>CPH</sub>  | 35  |     |     | 30  |      |     | 30  |      |     | ns   |
| Duration of Word Programming Operation (1) | t <sub>WHWH1</sub>                |     |     | 360 |     |      | 360 |     |      | 360 | μs   |
| Sector Erase Time (2) (5)                  | t <sub>WHWH2</sub>                |     |     | 10  |     |      | 10  |     |      | 10  | sec  |
| Read Recovery Time Before Write (3)        | t <sub>GHEL</sub>                 | 0   |     |     | 0   |      |     | 0   |      |     | ns   |
| Chip Programming Time (4)                  |                                   |     |     | 42  |     |      | 42  |     |      | 42  | sec  |

## NOTES:

1. Typical value for t<sub>WHWH1</sub> is 7μs.
2. Typical value for t<sub>WHWH2</sub> is 0.4 sec.
3. Guaranteed by design, but not tested.
4. Typical value is 36 sec. The typical chip programming time is considerably less than the maximum chip programming time listed, since most bytes program faster than the maximum program times listed.
5. At temperatures > +85°C maximum erase time is 25s

**FIGURE 2 – AC TEST CIRCUIT**



**AC TEST CONDITIONS**

| Parameter                        | Typ                                        | Unit |
|----------------------------------|--------------------------------------------|------|
| Input Pulse Levels               | V <sub>IL</sub> = 0, V <sub>IH</sub> = 2.5 | V    |
| Input Rise and Fall              | 5                                          | ns   |
| Input and Output Reference Level | 1.5                                        | V    |
| Output Timing Reference Level    | 1.5                                        | V    |

## NOTES:

V<sub>Z</sub> is programmable from -2V to +7V.  
I<sub>OL</sub> & I<sub>OH</sub> programmable from 0 to 16mA.  
Tester Impedance Z<sub>0</sub> = 75Ω.  
V<sub>Z</sub> is typically the midpoint of V<sub>OH</sub> and V<sub>OL</sub>.  
I<sub>OL</sub> & I<sub>OH</sub> are adjusted to simulate a typical resistive load circuit.  
ATE tester includes jig capacitance.

**AC CHARACTERISTICS – WRITE/ERASE/PROGRAM OPERATIONS – WE# CONTROLLED**
 $V_{CC} = 3.3V \pm 0.3V, -55^{\circ}C \leq T_A \leq +125^{\circ}C$ 

| Parameter                                               | Symbol      |            | Min | -90 | Max | Min | -100 | Max | Min | -120 | Max | Unit    |
|---------------------------------------------------------|-------------|------------|-----|-----|-----|-----|------|-----|-----|------|-----|---------|
| Write Cycle Time (3)                                    | $t_{AVAV}$  | $t_{WC}$   | 90  |     |     | 100 |      |     | 120 |      |     | ns      |
| Chip Select Setup Time (3)                              | $t_{ELWL}$  | $t_{CS}$   | 0   |     |     | 0   |      |     | 0   |      |     | ns      |
| Lo rate Enable Pulse Width                              | $t_{WLWH}$  | $t_{WP}$   | 35  |     |     | 50  |      |     | 50  |      |     | ns      |
| Address Setup Time                                      | $t_{AVWL}$  | $t_{AS}$   | 0   |     |     | 0   |      |     | 0   |      |     | ns      |
| Data Setup Time                                         | $t_{DVWH}$  | $t_{DS}$   | 45  |     |     | 50  |      |     | 50  |      |     | ns      |
| Data Hold Time                                          | $t_{WDHX}$  | $t_{DH}$   | 0   |     |     | 0   |      |     | 0   |      |     | ns      |
| Address Hold Time                                       | $t_{WLAX}$  | $t_{AH}$   | 45  |     |     | 50  |      |     | 50  |      |     | ns      |
| Lo rate Enable Pulse Width High (3)                     | $t_{WHWL}$  | $t_{WPH}$  | 30  |     |     | 30  |      |     | 30  |      |     | ns      |
| Duration of Word Programming Operation (1)              | $t_{WHWH1}$ |            |     |     | 360 |     |      | 360 |     |      | 360 | $\mu$ s |
| Sector Erase (2) (5)                                    | $t_{WHWH2}$ |            |     |     | 10  |     |      | 10  |     |      | 10  | sec     |
| Read Recovery Time before Write (3)                     | $t_{GHWL}$  |            | 0   |     |     | 0   |      |     | 0   |      |     | ns      |
| VCC Setup Time                                          | $t_{VCS}$   |            | 50  |     |     | 50  |      |     | 50  |      |     | $\mu$ s |
| Chip Programming Time (4)                               |             |            |     |     | 42  |     |      | 42  |     |      | 42  | sec     |
| Address Setup Time to OE# low during toggle bit polling |             | $t_{ASO}$  | 15  |     |     | 15  |      |     | 15  |      |     | ns      |
| Write Recovery Time from RY/BY# (3)                     |             | $t_{RB}$   | 0   |     |     | 0   |      |     | 0   |      |     | ns      |
| Program/Erase Valid to RY/BY#                           |             | $t_{BUSY}$ | 90  |     |     | 90  |      |     | 90  |      |     | ns      |


**NOTES:**

1. Typical value for  $t_{WHWH1}$  is 7 $\mu$ s.
2. Typical value for  $t_{WHWH2}$  is 0.4 sec.
3. Guaranteed by design, but not tested.
4. Typical value is 36 sec. The typical chip programming time is considerably less than the maximum chip programming time listed, since most bytes program faster than the maximum program times listed.
5. At temperatures > + 85°C maximum erase time is 25s

**AC CHARACTERISTICS – READ-ONLY OPERATIONS**
 $V_{CC} = 3.3V \pm 0.3V, -55^{\circ}C \leq T_A \leq +125^{\circ}C$ 

| Parameter                                                             | Symbol                   |            | Min | -90 | Max | Min | -100 | Max | Min | -120 | Max | Unit |
|-----------------------------------------------------------------------|--------------------------|------------|-----|-----|-----|-----|------|-----|-----|------|-----|------|
| Read Cycle Time (1)                                                   | $t_{AVAV}$               | $t_{RC}$   | 90  |     |     | 100 |      |     | 120 |      |     | ns   |
| Address Access Time                                                   | $t_{AVQV}$               | $t_{ACC}$  |     |     | 90  |     |      | 100 |     |      | 120 | ns   |
| Chip Select Access Time                                               | $t_{ELQV}$               | $t_{CE}$   |     |     | 90  |     |      | 100 |     |      | 120 | ns   |
| Output Enable to Output Valid                                         | $t_{GLQV}$               | $t_{OE}$   |     |     | 36  |     |      | 40  |     |      | 50  | ns   |
| Chip Select High to Output High Z                                     | $t_{EHQZ}$               | $t_{DF}$   |     |     | 16  |     |      | 16  |     |      | 20  | ns   |
| Output Enable High to Output High Z                                   | $t_{GHQZ}$               | $t_{DF}$   |     |     | 16  |     |      | 16  |     |      | 20  | ns   |
| Output Hold from Addresses, CS# or OE# Change, Whichever occurs first | $t_{AXQX}$               | $t_{OH}$   | 0   |     |     | 0   |      |     | 0   |      |     | ns   |
| Output Enable Hold Time (1)                                           | Read                     | $t_{OEHL}$ | 0   |     |     | 0   |      |     | 0   |      |     |      |
|                                                                       | Toggle and Data# Polling |            | 10  |     |     | 10  |      |     | 10  |      |     |      |
| Latency between read.write operations                                 |                          | $t_{SR/W}$ | 20  |     |     | 20  |      |     | 20  |      |     |      |



1. Guaranteed by design, not tested.


**FIGURE 3 – AC WAVEFORMS FOR READ OPERATIONS**

**AC CHARACTERISTICS – HARDWARE RESET (RESET#)**


| Parameter                                                        | Symbol             | Min | -90 | Max | Min | -100 | Max | Min | -120 | Max | Unit          |
|------------------------------------------------------------------|--------------------|-----|-----|-----|-----|------|-----|-----|------|-----|---------------|
| RESET# Pin Low (During Embedded Algorithms) to Read Mode (1)     | $t_{\text{ready}}$ |     |     | 20  |     |      | 20  |     |      | 20  | $\mu\text{s}$ |
| RESET# Pin Low (NOT During Embedded Algorithms) to Read Mode (1) | $t_{\text{ready}}$ |     |     | 500 |     |      | 500 |     |      | 500 | ns            |
| RESET# Pulse Width                                               | $t_{\text{RP}}$    | 500 |     |     | 500 |      |     | 500 |      |     | ns            |
| RESET# High Time Before Read (1)                                 | $t_{\text{RH}}$    | 50  |     |     | 50  |      |     | 50  |      |     | ns            |
| RESET# Low to Standby Mode (1)                                   | $t_{\text{RPD}}$   | 20  |     |     | 20  |      |     | 20  |      |     | $\mu\text{s}$ |
| RY/BY# Recovery time                                             | $t_{\text{RB}}$    | 0   |     |     | 0   |      |     |     |      | 0   |               |

NOTE: 1. Not tested.



**FIGURE 4 – RESET TIMINGS NOT DURING EMBEDDED ALGORITHMS**

**FIGURE 5 – RESET TIMINGS DURING EMBEDDED ALGORITHMS**


**FIGURE 6 – PROGRAM OPERATIONS**

**NOTES:**


1. PA is the address of the memory location to be programmed.
2. PD is the data to be programmed at byte address.
3. DOUT is the output of the data written to the device.

**FIGURE 8 – CHIP/SECTOR ERASE OPERATION TIMINGS**



NOTE: 1. SA = Sector Address (for Sector Erase), VA = Valid Address for reading status data

**FIGURE 9 – BACK TO BACK READ/WRITE CYCLE TIMINGS****FIGURE 10 – DATA POLLING TIMINGS (DURING EMBEDDED ALGORITHMS)**


NOTE: VA = Valid address. Illustration shows first status cycle after command sequence, last status read cycle, and array data read cycle.

**FIGURE 11 – TOGGLE BIT TIMINGS (DURING EMBEDDED ALGORITHMS)**



NOTE: VA = Valid address, not required for DQ6. Illustration shows first two status cycle after command sequence, last status read cycle, and array data read cycle.

**FIGURE 12 – DQ2 Vs. DQ6 FOR ERASE AND ERASE SUSPEND OPERATIONS**



NOTE: DQ2 toggles only when read at an address within an erase-suspended sector. The system may use OE# or CS# to toggle DQ2 and DQ6.

**FIGURE 13 – SECTOR PROTECT AND UNPROTECT TIMING DIAGRAM**


NOTE: VA = Valid address, not required for DQs. Illustration shows first two status cycle after command sequence, last status read cycle, and array data read cycle.

**FIGURE 14 – ALTERNATE CS# CONTROLLED WRITE (ERASE/PROGRAM) OPERATION TIMINGS**

**NOTES:**

1. Figure indicates last two bus cycles of a program or erase operation.
2. PA = program address, SA = sector address, PD = program data.
3. DQ7 is the complement of the data written to the device. DOUT is the data written to the device.

**PACKAGE – 159 PBGA**
**BOTTOM VIEW**


ALL LINEAR DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES.



### ORDERING INFORMATION

W 7 2M64 V B - XXX B X

MICROSEMI CORPORATION: \_\_\_\_\_

FLASH: \_\_\_\_\_

ORGANIZATION, 2M x 64: \_\_\_\_\_

User Configurable as 2 x 2M x 32

3.3V POWER SUPPLY: \_\_\_\_\_

INTERNAL BANK ARCHITECTURE: \_\_\_\_\_

B = Bottom boot block

ACCESS TIME (ns): \_\_\_\_\_

90 = 90ns

100 = 100ns

120 = 120ns

PACKAGE TYPE: \_\_\_\_\_

B = 159 Plastic BGA, 13mm x 22mm

DEVICE GRADE: \_\_\_\_\_

M = Military Screened      -55°C to +125°C

I = Industrial                -40°C to +85°C

C = Commercial            0°C to +70°C

**Document Title**

2Mx64 3.3V Simultaneous Operation NOR Flash Multi-Chip Package

**Revision History**

| <b>Rev #</b> | <b>History</b>                                                                                                                                                                                                                                                                                    | <b>Release Date</b> | <b>Status</b> |
|--------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------|---------------|
| Rev 0        | Initial Release                                                                                                                                                                                                                                                                                   | August 2008         | Advanced      |
| Rev 1        | Change (Pg. 1)<br>1.1 Remove "under development", "is not qualified characterised", "and is subject to cancellation"                                                                                                                                                                              | March 2009          | Final         |
| Rev 2        | Changes (Pg. 1, 4, 5, 15)<br>2.1 Remove -70ns access time<br>2.2 Remove -70ns from Ac Characteristics, CS# controlled<br>2.3 Remove -70ns from Ac Characteristics, WE# controlled<br>2.4 Remove -70ns from Ac Characteristics, read-only operations<br>2.5 Remove -70ns from Ordering Information | June 2009           | Final         |
| Rev 3        | Change (Pg. 3)<br>3.1 Added capacitance values to the capacitance table                                                                                                                                                                                                                           | January 2010        | Final         |
| Rev 4        | Change (Pg. 1-16)<br>4.1 Change document layout from White Electronic Designs to Microsemi                                                                                                                                                                                                        | June 2011           | Final         |
| Rev 5        | Changes (Pg. 1, 16)<br>5.1 Add "NOR" to headline                                                                                                                                                                                                                                                  | August 2011         | Final         |