

32-QFN Pin Definitions

Pin No.	Name	Type	Description																																			
1	VDD	PWR	3.3V Power Supply																																			
2	SS0**	I, PD	Frequency/Spread Control. Default SS[1:0] =00. (internal 100K-ohm pull-down)																																			
3	SS1**	I, PD	<table><tr><th>SS1</th><th>SS0</th><th>Frequency</th><th>Spread</th><th>Note</th></tr><tr><td>0</td><td>0</td><td>100M</td><td>OFF</td><td>Default</td></tr><tr><td>0</td><td>1</td><td>100M</td><td>-0.5%</td><td></td></tr><tr><td>1</td><td>0</td><td>100M</td><td>-/+0.25</td><td></td></tr><tr><td>1</td><td>1</td><td>100M</td><td>-0.75%</td><td></td></tr><tr><td>MID</td><td>0</td><td>125MHz</td><td>OFF</td><td></td></tr><tr><td>MID</td><td>1</td><td>200MHz</td><td>OFF</td><td></td></tr></table>	SS1	SS0	Frequency	Spread	Note	0	0	100M	OFF	Default	0	1	100M	-0.5%		1	0	100M	-/+0.25		1	1	100M	-0.75%		MID	0	125MHz	OFF		MID	1	200MHz	OFF	
SS1	SS0	Frequency	Spread	Note																																		
0	0	100M	OFF	Default																																		
0	1	100M	-0.5%																																			
1	0	100M	-/+0.25																																			
1	1	100M	-0.75%																																			
MID	0	125MHz	OFF																																			
MID	1	200MHz	OFF																																			
4	IN_SEL*	I, PU	3.3V input to select between crystal input or external differential buffer input mode. 0 = Synthesizer mode, 1=Fan-out Buffer mode (internal 100K-ohm pull-up; switching is not glitchless)																																			
5	VSS	GND	Ground																																			
6	OE_SRC0*	I,PU	3.3V input to enabled SRC0 clock. (internal 100K-ohm pull-up)																																			
7	OE_SRC1*	I,PU	3.3V input to enabled SRC1 clock. (internal 100K-ohm pull-up)																																			
8	VDD	PWR	3.3V Power Supply																																			
9	OE_SRC2*	I,PU	3.3V input to enabled SRC2 clock. (internal 100K-ohm pull-up)																																			
10	VSS	GND	Ground																																			
11	SRC0	O, DIF	100MHz True differential serial reference clock																																			
12	SRC0#	O, DIF	100MHz Complement differential serial reference clock																																			
13	SRC1	O, DIF	100MHz True differential serial reference clock																																			
14	SRC1#	O, DIF	100MHz Complement differential serial reference clock																																			
15	VDD	PWR	3.3V Power Supply																																			
16	VSS	GND	Ground																																			
17	SRC2#	O, DIF	100MHz Complement differential serial reference clock																																			
18	SRC2	O, DIF	100MHz True differential serial reference clock																																			
19	SRC3#	O, DIF	100MHz Complement differential serial reference clock																																			
20	SRC3	O, DIF	100MHz True differential serial reference clock																																			
21	VSS	GND	Ground																																			
22	VDD	PWR	3.3V Power Supply																																			
23	OE_SRC3*	I,PU	3.3V input to enabled SRC3 clock. (internal 100K-ohm pull-up)																																			
24	SCLK	I	SMBus compatible SCLOCK																																			
25	SDATA	I/O	SMBus compatible SDATA																																			
26	CKPWRGD/PD#*	I,PU	3.3V LVTTTL input. This pin is a level sensitive strobe used to latch the SS[1:0]. After CKPWRGD (active HIGH) assertion, this pin becomes a real-time input for asserting power down (active LOW)																																			
27	VDD	PWR	3.3V Power Supply																																			
28	XOUT	O	25.00MHz Crystal output, Float XOUT if using only CLKIN (Clock input)																																			
29	XIN / CLKIN	I	25.00MHz Crystal input or 3.3V, 25MHz Clock Input																																			
30	DIFFIN	I	True differential serial reference clock input																																			
31	DIFFIN#	I	Complement differential serial reference clock																																			
32	VSS	GND	Ground																																			

EProClock® Programmable Technology

EProClock® is the world's first non-volatile programmable clock. The EProClock® technology allows board designer to promptly achieve optimum compliance and clock signal integrity; historically, attainable typically through device and/or board redesigns.

EProClock® technology can be configured through SMBus or hard coded.

Features:

- > 4000 bits of configurations
- Can be configured through SMBus or hard coded

- Custom frequency sets
- Differential skew control on true or compliment or both
- Differential duty cycle control on true or compliment or both
- Differential amplitude control
- Differential and single-ended slew rate control
- Program Internal or External series resistor on single-ended clocks
- Program different spread profiles
- Program different spread modulation rate

Frequency/Spread Select Pin (SS[1:0])

SS1	SS0	Frequency (MHz)	Spread (%)	Note
0	0	100.00	OFF	Default Value for SS [1:0] =00
0	1	100.00	- 0.5	
1	0	100.00	+/- 0.25	
1	1	100.00	- 0.75	
MID	0	125	OFF	
MID	1	200	OFF	

Frequency/Spread Select Pin SS[1:0]

Apply the appropriate logic levels to SS [1:0] inputs before CKPWRGD assertion to achieve clock frequency selection. When the clock chip sampled HIGH on CKPWRGD and indicates that the voltage is stable then SS [1:0] input values are sampled. This process employs a one-shot functionality and once the CKPWRGD sampled a valid HIGH, all other SS[1:0], and CKPWRGD transitions are ignored.

optional. Clock device register changes are normally made at system initialization, if any are required. The interface cannot be used during system operation for power management functions.

Data Protocol

The clock driver serial protocol accepts byte write, byte read, block write, and block read operations from the controller. For block write/read operation, access the bytes in sequential order from lowest to highest (most significant bit first) with the ability to stop after any complete byte is transferred. For byte write and byte read operations, the system controller can access individually indexed bytes. The offset of the indexed byte is encoded in the command code described in *Table 1*.

The block write and block read protocol is outlined in *Table 2* while *Table 3* outlines byte write and byte read protocol. The slave receiver address is 11010010 (D2h).

Serial Data Interface

To enhance the flexibility and function of the clock synthesizer, a two-signal serial interface is provided. Through the Serial Data Interface, various device functions, such as individual clock output buffers are individually enabled or disabled. The registers associated with the Serial Data Interface initialize to their default setting at power-up. The use of this interface is

Table 1. Command Code Definition

Bit	Description
7	0 = Block read or block write operation, 1 = Byte read or byte write operation
(6:0)	Byte offset for byte read or byte write operation. For block read or block write operations, these bits should be '0000000'

Table 2. Block Read and Block Write Protocol

Block Write Protocol		Block Read Protocol	
Bit	Description	Bit	Description
1	Start	1	Start

Table 2. Block Read and Block Write Protocol (continued)

Block Write Protocol		Block Read Protocol	
Bit	Description	Bit	Description
8:2	Slave address–7 bits	8:2	Slave address–7 bits
9	Write	9	Write
10	Acknowledge from slave	10	Acknowledge from slave
18:11	Command Code–8 bits	18:11	Command Code–8 bits
19	Acknowledge from slave	19	Acknowledge from slave
27:20	Byte Count–8 bits	20	Repeat start
28	Acknowledge from slave	27:21	Slave address–7 bits
36:29	Data byte 1–8 bits	28	Read = 1
37	Acknowledge from slave	29	Acknowledge from slave
45:38	Data byte 2–8 bits	37:30	Byte Count from slave–8 bits
46	Acknowledge from slave	38	Acknowledge
....	Data Byte /Slave Acknowledges	46:39	Data byte 1 from slave–8 bits
....	Data Byte N–8 bits	47	Acknowledge
....	Acknowledge from slave	55:48	Data byte 2 from slave–8 bits
....	Stop	56	Acknowledge
			Data bytes from slave / Acknowledge
			Data Byte N from slave–8 bits
			NOT Acknowledge
			Stop

Table 3. Byte Read and Byte Write Protocol

Byte Write Protocol		Byte Read Protocol	
Bit	Description	Bit	Description
1	Start	1	Start
8:2	Slave address–7 bits	8:2	Slave address–7 bits
9	Write	9	Write
10	Acknowledge from slave	10	Acknowledge from slave
18:11	Command Code–8 bits	18:11	Command Code–8 bits
19	Acknowledge from slave	19	Acknowledge from slave
27:20	Data byte–8 bits	20	Repeated start
28	Acknowledge from slave	27:21	Slave address–7 bits
29	Stop	28	Read
		29	Acknowledge from slave
		37:30	Data from slave–8 bits
		38	NOT Acknowledge
		39	Stop

Control Registers

Byte 0: Control Register 0

Bit	@Pup	Type	Name	Description
7	0	R/W	RESERVED	RESERVED
6	0	R/W	RESERVED	RESERVED

Byte 0: Control Register 0

5	0	R/W	RESERVED	RESERVED
4	0	R/W	RESERVED	RESERVED
3	0	R/W	RESERVED	RESERVED
2	0	R/W	RESERVED	RESERVED
1	0	R/W	RESERVED	RESERVED
0	0	R/W	RESERVED	RESERVED

Byte 1: Control Register 1

Bit	@Pup	Type	Name	Description
7	0	R/W	RESERVED	RESERVED
6	0	R/W	RESERVED	RESERVED
5	0	R/W	RESERVED	RESERVED
4	0	R/W	RESERVED	RESERVED
3	0	R/W	RESERVED	RESERVED
2	1	R/W	SRC0_OE	Output enable for SRC0 0 = Output Disabled, 1 = Output Enabled
1	0	R/W	RESERVED	RESERVED
0	1	R/W	SRC1_OE	Output enable for SRC1 0 = Output Disabled, 1 = Output Enabled

Byte 2: Control Register 2

Bit	@Pup	Type	Name	Description
7	1	R/W	SRC2_OE	Output enable for SRC2 0 = Output Disabled, 1 = Output Enabled
6	1	R/W	SRC3_OE	Output enable for SRC3 0 = Output Disabled, 1 = Output Enabled
5	0	R/W	RESERVED	RESERVED
4	0	R/W	RESERVED	RESERVED
3	0	R/W	RESERVED	RESERVED
2	0	R/W	RESERVED	RESERVED
1	0	R/W	RESERVED	RESERVED
0	0	R/W	RESERVED	RESERVED

Byte 3: Control Register 3

Bit	@Pup	Type	Name	Description
7	0	R	Rev Code Bit 3	Revision Code Bit 3
6	0	R	Rev Code Bit 2	Revision Code Bit 2
5	0	R	Rev Code Bit 1	Revision Code Bit 1
4	0	R	Rev Code Bit 0	Revision Code Bit 0
3	1	R	Vendor ID bit 3	Vendor ID Bit 3
2	0	R	Vendor ID bit 2	Vendor ID Bit 2
1	0	R	Vendor ID bit 1	Vendor ID Bit 1
0	0	R	Vendor ID bit 0	Vendor ID Bit 0

Byte 4: Control Register 4

Bit	@Pup	Type	Name	Description
-----	------	------	------	-------------

Byte 4: Control Register 4

7	0	R/W	BC7	Byte count register for block read operation. The default value for Byte count is 7. In order to read beyond Byte 7, the user should change the byte count limit to or beyond the byte that is desired to be read.
6	0	R/W	BC6	
5	0	R/W	BC5	
4	0	R/W	BC4	
3	0	R/W	BC3	
2	1	R/W	BC2	
1	1	R/W	BC1	
0	1	R/W	BC0	

Byte 5: Control Register 5

Bit	@Pup	Type	Name	Description
7	1	R/W	RESERVED	RESERVED
6	1	R/W	SRC_AMP2	SRC amplitude adjustment 000= 300mV, 001=400mV, 010=500mV, 011= 600mV 100= 700mV, 101=800mV, 110=900mV, 111= 1000mV
5	0	R/W	SRC_AMP1	
4	1	R/W	SRC_AMP0	
3	1	R/W	RESERVED	RESERVED
2	0	R/W	RESERVED	RESERVED
1	0	R/W	RESERVED	RESERVED
0	0	R/W	RESERVED	RESERVED

OE[3:0] Assertion

All differential outputs that were stopped are to resume normal operation in a glitch-free manner. The maximum latency from the assertion to active outputs is between 2 and 6 clocks of the internal reference clock with all differential outputs resuming simultaneously. All stopped differential outputs must be driven HIGH within 10 ns of OE deassertion to a voltage greater than 200 mV.

OE[3:0] Deassertion

The impact of deasserting the OE pins is that all SRC outputs that are set in the control registers to stoppable via deassertion of OE are to be stopped after their next transition. The final state of all stopped SRC clocks is Low/Low.

PD# (Power down) Clarification

The CKPWRGD/PD# pin is a dual-function pin. During initial power up, the pin functions as CKPWRGD. Once CKPWRGD has been sampled HIGH by the clock chip, the pin assumes PD# functionality. The PD# pin is an asynchronous active LOW input used to shut off all clocks cleanly before shutting off power to the device. This signal is synchronized internally to the device before powering down the clock synthesizer. PD# is also an asynchronous input for powering up the system. When PD# is asserted LOW, clocks are driven to a LOW value and held before turning off the VCOs and the crystal oscillator.

PD# (Power down) Assertion

When PD# has been sampled LOW by the internal reference clock all differential clocks will be stopped in a glitch-free manner to the LOW-LOW state within their next two consecutive rising edges.

PD# Deassertion

The power up latency will be less than 2ms for crystal input reference and less than 8ms for differential input reference clock. This is the delay from the power supply reaching the minimum value specified in the datasheet, until the time that the part is ready to sample any latched inputs on the first rising edge of CLKPWRGD.

After the first rising edge on the CKPWRGD this pin becomes PD#. After a valid rising edge on CKPWRGD/PD# pin, a time of not more than 1.8ms is allowed for the clock device's internal PLL's to power up and lock. After this time, all outputs are enabled in a glitch-free manner within a few clock cycles of each clock.

Absolute Maximum Conditions

Parameter	Description	Condition	Min.	Max.	Unit
V _{DD_3.3V}	Main Supply Voltage	Functional	–	4.6	V
V _{IN}	Input Voltage	Relative to V _{SS}	–0.5	4.6	V _{DC}
T _S	Temperature, Storage	Non-functional	–65	150	°C
T _A	Industrial Temperature, Operating Ambient	Functional	–40	85	°C
T _A	Commercial Temperature, Operating Ambient	Functional	0	85	°C
T _J	Temperature, Junction	Functional	–	150	°C
θ _{JC}	Dissipation, Junction to Case	JEDEC (JESD 51)	–	20	°C/W
θ _{JA}	Dissipation, Junction to Ambient	JEDEC (JESD 51)	–	60	°C/W
ESD _{HBM}	ESD Protection (Human Body Model)	JEDEC (JESD 22 - A114)	2000	–	V
UL-94	Flammability Rating	UL (Class)	V–0		

Multiple Supplies: The Voltage on any input or I/O pin cannot exceed the power pin during power-up. Power supply sequencing is NOT required.

DC Electrical Specifications

Parameter	Description	Condition	Min.	Max.	Unit
VDD core	3.3V Operating Voltage	3.3 ± 5%	3.135	3.465	V
V _{IH}	3.3V Input High Voltage (SE)		2.0	V _{DD} + 0.3	V
V _{IL}	3.3V Input Low Voltage (SE)		V _{SS} – 0.3	0.8	V
V _{IHI2C}	Input High Voltage	SDATA, SCLK	2.2	–	V
V _{ILI2C}	Input Low Voltage	SDATA, SCLK	–	1.0	V
V _{IH_SS[1:0]_HIGH}	SS Input High Voltage		0.7	VDD+0.3	V
V _{IH_SS[1:0]_MID}	SS Input MID Voltage		0.7	1.5	V
V _{IL_SS[1:0]_LOW}	SS Input Low Voltage		V _{SS} – 0.3	0.35	V
I _{IH}	Input High Leakage Current	Except internal pull-down resistors, 0 < V _{IN} < V _{DD}	–	5	μA
I _{IL}	Input Low Leakage Current	Except internal pull-up resistors, 0 < V _{IN} < V _{DD}	–5	–	μA
V _{OH}	3.3V Output High Voltage (SE)	I _{OH} = –1 mA	2.4	–	V
V _{OL}	3.3V Output Low Voltage (SE)	I _{OL} = 1 mA	–	0.4	V
I _{OZ}	High-impedance Output Current		–10	10	μA
C _{IN}	Input Pin Capacitance		1.5	5	pF
C _{OUT}	Output Pin Capacitance			6	pF
L _{IN}	Pin Inductance		–	7	nH
IDD_PD	Power Down Current		–	1	mA
I _{DD_3.3V}	Dynamic Supply Current in synthesizer mode	Differential clocks with 5" traces and 2pF load, frequency at 100MHz.	–	50	mA
I _{DD_3.3V}	Dynamic Supply Current in fanout mode	Differential clocks with 5" traces and 2pF load, frequency at 100MHz.	–	30	mA

AC Electrical Specifications

Parameter	Description	Condition	Min.	Max.	Unit
Crystal					
L _{ACC}	Long-term Accuracy	Measured at VDD/2 differential	–	250	ppm
Clock Input					
T _{DC}	CLKIN Duty Cycle	Measured at VDD/2	47	53	%
T _R /T _F	CLKIN Rise and Fall Times	Measured between 0.2V _{DD} and 0.8V _{DD}	0.5	4.0	V/ns
T _{CCJ}	CLKIN Cycle to Cycle Jitter (Synthesizer)	Measured at VDD/2	–	250	ps
T _{LTJ}	CLKIN Long Term Jitter	Measured at VDD/2	–	350	ps
V _{IH}	Input High Voltage	XIN / CLKIN pin	2	VDD+0.3	V
V _{IL}	Input Low Voltage	XIN / CLKIN pin	–	0.8	V
I _{IH}	Input High Current	XIN / CLKIN pin, VIN = VDD	–	35	uA
I _{IL}	Input Low Current	XIN / CLKIN pin, 0 < VIN < 0.8	–35	–	uA
SRC at 0.7V					
T _{DC}	Duty Cycle	Measured at 0V differential	45	55	%
RMS _{GEN1}	Output PCIe* Gen1 REFCLK phase jitter	BER = 1E-12 (including PLL BW 8 - 16 MHz, $\zeta = 0.54$, Td=10 ns, Ftrk=1.5 MHz)	0	108	ps
RMS _{GEN2}	Output PCIe* Gen2 REFCLK phase jitter	Includes PLL BW 8 - 16 MHz, Jitter Peaking = 3dB, $\zeta = 0.54$, Td=10 ns), Low Band, F < 1.5MHz	0	3.0	ps
RMS _{GEN2}	Output PCIe* Gen2 REFCLK phase jitter	Includes PLL BW 8 - 16 MHz, Jitter Peaking = 3dB, $\zeta = 0.54$, Td=10 ns), Low Band, F < 1.5MHz	0	3.1	ps
RMS _{GEN3}	Output phase jitter impact – PCIe* Gen3	Includes PLL BW 2 - 4 MHz, CDR = 10MHz)	0	1.0	ps
T _{CCJ}	Cycle to Cycle Jitter	Measured at 0V differential	–	85	ps
T _{CCJ}	Additive Cycle to Cycle Jitter	In buffer mode. Measured at 0V differential	–	50	ps
L _{ACC}	Long-term Accuracy	Measured at 0V differential	–	100	ppm
T _R / T _F	Rising/Falling Slew rate	Measured differentially from ± 150 mV	2.5	8	V/ns
V _{OX}	Crossing Point Voltage at 0.7V Swing		300	550	mV
ENABLE/DISABLE and SET-UP					
T _{STABLE}	Clock Stabilization from Power-up		–	1.8	ms
T _{SS}	Stopclock Set-up Time		10.0	–	ns

Test and Measurement Set-up

For Differential Clock Signals

This diagram shows the test load configuration for the differential clock signals




Figure 1. 0.7V Differential Load Configuration




Figure 2. Differential Measurement for Differential Output Signals (for AC Parameters Measurement)






Figure 3. Single-ended Measurement for Differential Output Signals (for AC Parameters Measurement)

Ordering Information

Part Number	Package Type	Product Flow
Lead-free		
SL28PCle14ALC	32-pin QFN	Commercial, 0° to 85°C
SL28PCle14ALCT	32-pin QFN – Tape and Reel	Commercial, 0° to 85°C
SL28PCle14ALI	32-pin QFN	Industrial, -40° to 85°C
SL28PCle14ALIT	32-pin QFN – Tape and Reel	Industrial, -40° to 85°C

Package Diagrams

32-Lead QFN 5x 5mm



SYMBOL	COMMON DIMENSIONS		
	MIN	NOM	MAX
A	0.70	0.75	0.80
A2	0.20 REF.		
b	0.20	0.25	0.30
D	4.90	5.00	5.10
D2	3.15	3.30	3.45
E	4.90	5.00	5.10
E2	3.15	3.30	3.45
e	0.50 BSC.		
k	0.41	—	—
L	0.30	0.40	0.50

NOTE:

1. ALL DIMENSIONS ARE IN MILLIMETERS, ANGLES ARE IN DEGREES.
2. DIMENSIONAL TOLERANCE UNLESS OTHERWISE SPECIFIED +/- 0.10.
3. THE SURFACE OF THE PACKAGE SHALL BE RZ 4-8µM
4. PROTRUSIONS AT THE PKG. OUTLINE SHALL NOT EXCEED 0.10.

*TRACE CODE: BOTTOM SIDE HALF ETCHING (DEPTH 0.1 REF.)
 ① A,B, - JK (FRAME ROW)
 ② ③ ④ ①, ②, 36 (FRAME COLUMN)

Document History Page

Document Title: SL28PCle14 PC PCI-Express Gen 2 & Gen 3 Clock Generator & Fan-out Buffer with EProClock[®] Technology

DOC#: SP-AP-0014 (Rev. 0.2)

REV.	ECR#	Issue Date	Orig. of Change	Description of Change
AA	1695	02/09/11	JMA	Initial Release

The information in this document is believed to be accurate in all respects at the time of publication but is subject to change without notice. Silicon Laboratories assumes no responsibility for errors and omissions, and disclaims responsibility for any consequences resulting from the use of information included herein. Additionally, Silicon Laboratories assumes no responsibility for the functioning of undescribed features or parameters. Silicon Laboratories reserves the right to make changes without further notice. Silicon Laboratories makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Silicon Laboratories assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Silicon Laboratories products are not designed, intended, or authorized for use in applications intended to support or sustain life, or for any other application in which the failure of the Silicon Laboratories product could create a situation where personal injury or death may occur. Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized application, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages.