

E32D1HEC2K-155.520M



ITEM DESCRIPTION

Voltage Controlled Quartz Crystal Clock Oscillators VCXO LVPECL (PECL) 3.3Vdc 6 Pad 5.0mm x 7.0mm Ceramic Surface Mount (SMD) 155.520MHz ± 50 ppm Maximum over -40°C to $+85^{\circ}\text{C}$ ± 75 ppm Minimum 10% Maximum

ELECTRICAL SPECIFICATIONS

Nominal Frequency	155.520MHz
Frequency Tolerance/Stability	± 50 ppm Maximum over -40°C to $+85^{\circ}\text{C}$ (Inclusive of all conditions: Calibration Tolerance at 25°C , Frequency Stability over the Operating Temperature Range, Supply Voltage Change, Output Load Change, First Year Aging at 25°C , Shock, and Vibration)
Supply Voltage	3.3Vdc $\pm 5\%$
Input Current	100mA Maximum (With Load)
Output Voltage Logic High (Voh)	Vdd-1.025Vdc Minimum, 2.35Vdc Typical, Vdd-0.88Vdc Maximum
Output Voltage Logic Low (Vol)	Vdd-1.81Vdc Minimum, 1.60Vdc Typical, Vdd-1.62Vdc Maximum
Rise/Fall Time	1.5nSec Maximum (Measured over 20% to 80% of waveform)
Duty Cycle	50 $\pm 5\%$ (Measured at 50% of waveform)
Load Drive Capability	50 Ohms into Vdd-2.0Vdc
Output Logic Type	LVPECL
Control Voltage	1.65Vdc ± 1.65 Vdc (Test Conditions for Frequency Deviation)
Control Voltage Range	0.0Vdc to Vdd +0.5Vdc
Frequency Deviation	± 75 ppm Minimum (Inclusive of Operating Temperature Range, Supply Voltage, and Load)
Linearity	10% Maximum
Transfer Function	Positive Transfer Characteristic
Modulation Bandwidth	10kHz Minimum (Measured at -3dB with a control voltage of +1.65Vdc)
Input Impedance	50kOhms Typical
Phase Noise	-55dBc/Hz at offset of 10Hz, -90dBc/Hz at offset of 100Hz, -120dBc/Hz at offset of 1kHz, -140dBc/Hz at offset of 10kHz, -145dBc/Hz at offset of 100kHz, -148dBc/Hz at offset of 1MHz (All Values are Typical)
Logic Control / Additional Output	Tri-State (Enable High) / Complementary Output
Tri-State Input Voltage (Vih and Vil)	Vih of 70% of Vdd Minimum or No Connect to Enable Output and Complementary Output, Vil of 30% of Vdd Maximum to Disable (High Impedance) Output and Complementary Output
RMS Phase Jitter	0.4pSec Typical, 1pSec Maximum (Fj=12kHz to 20MHz; Random)
Accumulated Period Jitter (tacc)	4pSec Typical, 5pSec Maximum Sigma of Total Jitter Distribution
Period Jitter (trj)	3pSec Typical, 5pSec Maximum Sigma of Random Jitter
Period Jitter (trms)	3pSec Typical, 5pSec Maximum Sigma of Total Jitter Distribution
Period Jitter (tdj)	4pSec Typical, 10pSec Maximum Deterministic Jitter
Period Jitter (tp-p)	27pSec Typical, 40pSec Maximum Peak to Peak of Jitter Distribution
Start Up Time	10mSec Maximum
Storage Temperature Range	-55°C to $+125^{\circ}\text{C}$

ENVIRONMENTAL & MECHANICAL SPECIFICATIONS

Fine Leak Test	MIL-STD-883, Method 1014 Condition A
Gross Leak Test	MIL-STD-883, Method 1014 Condition C
Mechanical Shock	MIL-STD-202, Method 213 Condition C
Resistance to Soldering Heat	MIL-STD-202, Method 210
Resistance to Solvents	MIL-STD-202, Method 215
Solderability	MIL-STD-883, Method 2003
Temperature Cycling	MIL-STD-883, Method 1010




E32D1HEC2K-155.520M

ENVIRONMENTAL & MECHANICAL SPECIFICATIONS CONTINUED

Vibration	MIL-STD-883, Method 2007 Condition A
-----------	--------------------------------------

E32D1HEC2K-155.520M

MECHANICAL DIMENSIONS (all dimensions in millimeters)




PIN	CONNECTION
1	Control Voltage
2	Tri-State
3	Case/Ground
4	Output
5	Complementary Output
6	Supply Voltage

LINE	MARKING
1	ECLIPTEK
2	155.52M
3	XXXXX XXXXX=Ecliptek Manufacturing Identifier

Suggested Solder Pad Layout


All Dimensions in Millimeters



All Tolerances are ±0.1


E32D1HEC2K-155.520M

OUTPUT WAVEFORM & TIMING DIAGRAM



E32D1HEC2K-155.520M

Test Circuit for Tri-State and Complementary Output



Note 1: An external $0.01\mu\text{F}$ ceramic bypass capacitor in parallel with a $0.1\mu\text{F}$ high frequency ceramic bypass capacitor close (less than 2mm) to the package ground and supply voltage pin is required.

Note 2: A low capacitance ($<12\text{pF}$), 10X attenuation factor, high impedance ($>10\text{Mohms}$), and high bandwidth ($>500\text{MHz}$) passive probe is recommended.

Note 3: Test circuit PCB traces need to be designed for a characteristic line impedance of 50 ohms.

E32D1HEC2K-155.520M

Recommended Solder Reflow Methods



High Temperature Infrared/Convection

T _S MAX to T _L (Ramp-up Rate)	3°C/Second Maximum
Preheat	
- Temperature Minimum (T _S MIN)	150°C
- Temperature Typical (T _S TYP)	175°C
- Temperature Maximum (T _S MAX)	200°C
- Time (t _s MIN)	60 - 180 Seconds
Ramp-up Rate (T _L to T _P)	3°C/Second Maximum
Time Maintained Above:	
- Temperature (T _L)	217°C
- Time (t _L)	60 - 150 Seconds
Peak Temperature (T _P)	260°C Maximum for 10 Seconds Maximum
Target Peak Temperature (T _P Target)	250°C +0/-5°C
Time within 5°C of actual peak (t _p)	20 - 40 Seconds
Ramp-down Rate	6°C/Second Maximum
Time 25°C to Peak Temperature (t)	8 Minutes Maximum
Moisture Sensitivity Level	Level 1

E32D1HEC2K-155.520M

Recommended Solder Reflow Methods



Low Temperature Infrared/Convection 240°C

Ts MAX to Tl (Ramp-up Rate)	5°C/Second Maximum
Preheat	
- Temperature Minimum (Ts MIN)	N/A
- Temperature Typical (Ts TYP)	150°C
- Temperature Maximum (Ts MAX)	N/A
- Time (ts MIN)	60 - 120 Seconds
Ramp-up Rate (Tl to Tp)	5°C/Second Maximum
Time Maintained Above:	
- Temperature (Tl)	150°C
- Time (tL)	200 Seconds Maximum
Peak Temperature (Tp)	240°C Maximum
Target Peak Temperature (Tp Target)	240°C Maximum 2 Times / 230°C Maximum 1 Time
Time within 5°C of actual peak (tp)	10 Seconds Maximum 2 Times / 80 Seconds Maximum 1 Time
Ramp-down Rate	5°C/Second Maximum
Time 25°C to Peak Temperature (t)	N/A
Moisture Sensitivity Level	Level 1

Low Temperature Manual Soldering

185°C Maximum for 10 Seconds Maximum, 2 times Maximum.

High Temperature Manual Soldering

260°C Maximum for 5 Seconds Maximum, 2 times Maximum.