

128Kx36 Pipelined SRAM with NoBL™ Architecture

Features

- Pin compatible and functionally equivalent to ZBT™ devices IDT71V546, MT55L128L36P, and MCM63Z736
- Supports 143-MHz bus operations with zero wait states Data is transferred on every clock
- Internally self-timed output buffer control to eliminate the need to use OE
- Fully registered (inputs and outputs) for pipelined operation
- · Byte Write capability
- 128K x 36 common I/O architecture
- Single 3.3V power supply
- · Fast clock-to-output times
 - 4.0 ns (for 143-MHz device)
 - 4.2 ns (for 133-MHz device)
 - 5.0 ns (for 100-MHz device)
 - 7.0 ns (for 80-MHz device)
- Clock Enable (CEN) pin to suspend operation
- Synchronous self-timed writes
- · Asynchronous output enable
- JEDEC-standard 100 TQFP package
- Burst Capability linear or interleaved burst order
- Low standby power (17.325 mW max.)


Functional Description

The CY7C1350 is a 3.3V, 128K by 36 synchronous-pipelined Burst SRAM designed specifically to support unlimited true back-to-back Read/Write operations without the insertion of wait states. The CY7C1350 is equipped with the advanced No Bus Latency™ (NoBL™) logic required to enable consecutive Read/Write operations with data being transferred on every clock cycle. This feature dramatically improves the throughput of the SRAM, especially in systems that require frequent Write/Read transitions. The CY7C1350 is pin/functionally compatible to ZBT™ SRAMs IDT71V546, MT55L128L36P, and MCM63Z736.

All synchronous inputs pass through input registers controlled by the rising edge of the clock. All data outputs pass through output registers controlled by the rising edge of the clock. The clock input is qualified by the Clock Enable (CEN) signal, which when deasserted suspends operation and extends the previous clock cycle. Maximum access delay from the clock rise is 4.0 ns (143-MHz device).

Write operations are controlled by the four Byte Write Select (BWS_[3:0]) and a Write Enable (WE) input. All writes are conducted with on-chip synchronous self-timed write circuitry.

Three synchronous Chip Enables (\overline{CE}_1 , \overline{CE}_2 , \overline{CE}_3) and an asynchronous Output Enable (OE) provide for easy bank selection and output three-state control. In order to avoid bus contention, the output drivers are synchronously three-stated during the data portion of a write sequence.




Selection Guide


		7C1350-143	7C1350-133	7C1350-100	7C1350-80
Maximum Access Time (ns)		4.0	4.2	5.0	7.0
Maximum Operating Current (mA)	Commercial	450	400	350	300
Maximum CMOS Standby Current (mA)	Commercial	5	5	5	5

NoBLand No Bus Latency are trademarks of Cypress Semiconductor Corporation. ZBT is a trademark of Integrated Device Technology.



Pin Configuration





Pin Definitions

Pin Number	Name	I/O	Description
50–44, 81–82, 99, 100, 32–37	A _[16:0]	Input- Synchronous	Address Inputs used to select one of the 131,072 address locations. Sampled at the rising edge of the CLK.
96–93	BWS _[3:0]	Input- Synchronous	Byte Write Select Inputs, active LOW. Qualified with \overline{WE} to conduct writes to the SRAM. Sampled on the rising edge of CLK. \overline{BWS}_0 controls $DQ_{[7:0]}$ and DP_0 , \overline{BWS}_1 controls $DQ_{[15:8]}$ and DP_1 , \overline{BWS}_2 controls $DQ_{[23:16]}$ and DP_2 , \overline{BWS}_0 controls $DQ_{[31:24]}$ and DP_3 . See Write Cycle Description table for details.
88	WE	Input- Synchronous	Write Enable Input, active LOW. Sampled on the rising edge of CLK if CEN is active LOW. This signal must be asserted LOW to initiate a write sequence.
85	ADV/LD	Input- Synchronous	Advance/Load input used to advance the on-chip address counter or load a new address. When HIGH (and $\overline{\text{CEN}}$ is asserted LOW) the internal burst counter is advanced. When LOW, a new address can be loaded into the device for an access. After being deselected, ADV/ $\overline{\text{LD}}$ should be driven LOW in order to load a new address.
89	CLK	Input-Clock	Clock input. Used to capture all synchronous inputs to the device. CLK is qualified with $\overline{\text{CEN}}$. CLK is only recognized if $\overline{\text{CEN}}$ is active LOW.
98	CE ₁	Input- Synchronous	Chip Enable 1 Input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with CE_2 , and \overline{CE}_3 to select/deselect the device.
97	CE ₂	Input- Synchronous	Chip Enable 2 Input, active HIGH. Sampled on the rising edge of CLK. Used in conjunction with $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_3$ to select/deselect the device.
92	CE ₃	Input- Synchronous	Chip Enable 3 Input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with $\overline{\text{CE}}_1$ and CE_2 to select/deselect the device.
86	ŌĒ	Input- Asynchronous	Output Enable, active LOW. Combined with the synchronous logic block inside the device to control the direction of the I/O pins. When LOW, the I/O pins are allowed to behave as outputs. When deasserted HIGH, I/O pins are three-stated, and act as input data pins. \overline{OE} is masked during the data portion of a write sequence, during the first clock when emerging from a deselected state, when the device has been deselected.
87	CEN	Input- Synchronous	Clock Enable Input, active LOW. When asserted LOW the clock signal is recognized by the SRAM. When deasserted HIGH the Clock signal is masked. Since deasserting CEN does not deselect the device, CEN can be used to extend the previous cycle when required.
29–28, 25–22, 19–18, 13–12, 9–6, 3–2, 79–78, 75–72, 69–68, 63–62 59–56, 53–52	DQ[31:0]	I/O- Synchronous	Bidirectional Data I/O lines. As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by $A_{[16:0]}$ during the previous clock rise of the read cycle. The direction of the pins is controlled by \overline{OE} and the internal control logic. When \overline{OE} is asserted LOW, the pins can behave as outputs. When HIGH, $DQ_{[31:0]}$ are placed in a three-state condition. The outputs are automatically three-stated during the data portion of a write sequence, during the first clock when emerging from a deselected state, and when the device is deselected, regardless of the state of \overline{OE} .
30, 1, 80 51	DP _[3:0]	I/O- Synchronous	Bidirectional Data Parity I/O lines. Functionally, these signals are identical to $DQ_{[31:0]}$. During write sequences, DP_0 is controlled by \overline{BWS}_0 , DP_1 is controlled by \overline{BWS}_1 , DP_2 is controlled by \overline{BWS}_2 , and DP_3 is controlled by \overline{BWS}_3 .
31	MODE	Input Strap pin	Mode Input. Selects the burst order of the device. Tied HIGH selects the interleaved burst order. Pulled LOW selects the linear burst order. MODE should not change states during operation. When left floating MODE will default HIGH, to an interleaved burst order.
15, 16, 41, 65, 66, 91	V _{DD}	Power Supply	Power supply inputs to the core of the device. Should be connected to 3.3V power supply.
4, 11, 14, 20, 27, 54, 61, 70, 77	V _{DDQ}	I/O Power Supply	Power supply for the I/O circuitry. Should be connected to a 3.3V power supply.



Pin Definitions (continued)

Pin Number	Name	I/O	Description
5, 10, 17, 21, 26, 40, 55, 60, 64, 67, 71, 76, 90	V _{SS}	Ground	Ground for the device. Should be connected to ground of the system.
83, 84	NC	-	No connects. Reserved for address inputs for depth expansion. Pin 83 and 84 will be used for 256K and 512K depths respectively.
38, 39, 42, 43	DNU	-	Do Not Use pins. These pins should be left floating or tied to V _{SS} .

Introduction

Functional Overview

The CY7C1350 is a synchronous-pipelined Burst SRAM designed specifically to eliminate wait states during Write/Read transitions. All synchronous inputs pass through input registers controlled by the rising edge of the clock. The clock signal is qualified with the Clock Enable input signal (CEN). If CEN is HIGH, the clock signal is not recognized and all internal states are maintained. All synchronous operations are qualified with CEN. All data outputs pass through output registers controlled by the rising edge of the clock. Maximum access delay from the clock rise (t_{CO}) is 4.0 ns (143-MHz device).

Accesses can be initiated by asserting all three Chip Enables $(\overline{CE}_1, CE_2, \overline{CE}_3)$ active at the rising edge of the clock. If Clock Enable (\overline{CEN}) is active LOW and ADV/LD is asserted LOW, the address presented to the device will be latched. The access can either be a read or write operation, depending on the status of the Write Enable (\overline{WE}). $\overline{BWS}_{[3:0]}$ can be used to conduct byte write operations.

Write operations are qualified by the Write Enable ($\overline{\text{WE}}$). All writes are simplified with on-chip synchronous self-timed write circuitry.

Three synchronous Chip Enables (\overline{CE}_1 , CE_2 , \overline{CE}_3) and an asynchronous Output Enable (\overline{OE}) simplify depth expansion. All operations (Reads, Writes, and Deselects) are pipelined. ADV/ \overline{LD} should be driven LOW once the device has been deselected in order to load a new address for the next operation.

Single Read Accesses

A read access is initiated when the following conditions are satisfied at clock rise: (1) \overline{CEN} is asserted LOW, (2) \overline{CE}_1 , CE_2 , and \overline{CE}_3 are ALL asserted active, (3) the Write Enable input signal WE is deasserted HIGH, and (4) ADV/LD is asserted LOW. The address presented to the address inputs (A_0-A_{16}) is latched into the Address Register and presented to the memory core and control logic. The control logic determines that a read access is in progress and allows the requested data to propagate to the input of the output register. At the rising edge of the next clock the requested data is allowed to propagate through the output register and onto the data bus within 4.0 ns (143 MHz device) provided \overline{OE} is active LOW. After the first clock of the read access the output buffers are controlled by OE and the internal control logic. OE must be driven LOW in order for the device to drive out the requested data. During the second clock, a subsequent operation (Read/Write/Deselect) can be initiated. Deselecting the device is also pipelined. Therefore, when the SRAM is deselected at clock rise by one of the chip enable signals, its output will three-state following the next clock rise.

Burst Read Accesses

The CY7C1350 has an on-chip burst counter that allows the user the ability to supply a single address and conduct up to four Reads without reasserting the address inputs. ADV/LD must be driven LOW in order to load a new address into the SRAM, as described in the Single Read Access section above. The sequence of the burst counter is determined by the MODE input signal. A LOW input on MODE selects a linear burst mode, a HIGH selects an interleaved burst sequence. Both burst counters use A0 and A1 in the burst sequence, and will wrap-around when incremented sufficiently. A HIGH input on ADV/LD will increment the internal burst counter regardless of the state of chip enables inputs or $\overline{\rm WE}$. $\overline{\rm WE}$ is latched at the beginning of a burst cycle. Therefore, the type of access (Read or Write) is maintained throughout the burst sequence.

Single Write Accesses

Write access are initiated when the following conditions are satisfied at clock rise: (1) $\overline{\text{CEN}}$ is asserted LOW, (2) $\overline{\text{CE}}_1$, $\overline{\text{CE}}_2$, and $\overline{\text{CE}}_3$ are ALL asserted active, and (3) the write signal $\overline{\text{WE}}$ is asserted LOW. The address presented to A_0-A_{16} is loaded into the Address Register. The write signals are latched into the Control Logic block.

On the subsequent clock rise the data lines are automatically three-stated regardless of the state of the $\overline{\text{OE}}$ input signal. This allows the external logic to present the data on $\text{DQ}_{[31:0]}$ and $\text{DP}_{[3:0]}$. In addition, the address for the subsequent access (Read/Write/Deselect) is latched into the Address Register (provided the appropriate control signals are asserted).

On the next clock rise the data presented to $DQ_{[31:0]}$ and $DP_{[3:0]}$ (or a subset for byte write operations, see Write Cycle Description table for details) inputs is latched into the device and the write is complete.

The data written during the Write operation is controlled by $\overline{BWS}_{[3:0]}$ signals. The CY7C1350 provides byte write capability that is described in the Write Cycle Description table. Asserting the Write Enable input (\overline{WE}) with the selected Byte Write Select ($\overline{BWS}_{[3:0]}$) input will selectively write to only the desired bytes. Bytes not selected during a byte write operation will remain unaltered. A Synchronous self-timed write mechanism has been provided to simplify the write operations. Byte write capability has been included in order to greatly simplify Read/Modify/Write sequences, which can be reduced to simple byte write operations.

Because the CY7C1350 is a common I/O device, data should not be driven into the device while the outputs are active. The Output Enable ($\overline{\text{OE}}$) can be deasserted HIGH before presenting data to the $\text{DQ}_{[31:0]}$ and $\text{DP}_{[3:0]}$ inputs. Doing so will three-state the output drivers. As a safety precaution, $\text{DQ}_{[31:0]}$ and $\text{DP}_{[3:0]}$ are automatically three-stated during the data portion of a write cycle, regardless of the state of $\overline{\text{OE}}$.



Burst Write Accesses

The CY7C1350 has an on-chip burst counter that allows the user the ability to supply a single address and conduct up to four WRITE operations without reasserting the address inputs. ADV/LD must be driven LOW in order to load the initial address, as described in the Single Write Access section above. When ADV/LD is driven HIGH on the subsequent clock rise, the chip enables ($\overline{\text{CE}}_1$, CE_2 , and $\overline{\text{CE}}_3$) and $\overline{\text{WE}}$ inputs are ignored and the burst counter is incremented. The correct BWS_[3:0] inputs must be driven in each cycle of the burst write in order to write the correct bytes of data.

Interleaved Burst Sequence

First Address	Second Address	Third Address	Fourth Address
Ax+1, Ax	Ax+1, Ax	Ax+1, Ax	Ax+1, Ax
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

Linear Burst Sequence

First Address	Second Address	Third Address	Fourth Address
Ax+1, Ax	Ax+1, Ax	Ax+1, Ax	Ax+1, Ax
00	01	10	11
01	10	11	00
10	11	00	01
11	00	01	10

Cycle Description Truth Table [1, 2, 3, 4, 5, 6]

Operation	Address Used	CE	CEN	ADV/ LD/	WE	BWS _x	CLK	Comments
Deselected	External	1	0	L	Х	Х	L-H	I/Os three-state following next recognized clock.
Suspend	-	Х	1	Х	Х	Х	L-H	Clock ignored, all operations suspended.
Begin Read	External	0	0	0	1	Х	L-H	Address latched.
Begin Write	External	0	0	0	0	Valid	L-H	Address latched, data presented two valid clocks later.
Burst Read Operation	Internal	Х	0	1	Х	Х	L-H	Burst Read operation. Previous access was a Read operation. Addresses incremented internally in conjunction with the state of Mode.
Burst Write Operation	Internal	Х	0	1	Х	Valid	L-H	Burst Write operation. Previous access was a Write operation. Addresses incremented internally in conjunction with the state of MODE. Bytes written are determined by BWS _[3:0] .

Notes:

- 1. X="Don't Care", 1=Logic HIGH, 0=Logic LOW, $\overline{\text{CE}}$ stands for ALL Chip Enables active. $\overline{\text{BWS}}_X$ = 0 signifies at least one Byte Write Select is active, $\overline{\text{BWS}}_X$ = Valid signifies that the desired byte write selects are asserted, see Write Cycle Description table for details. Write is defined by WE and BWS[3:0]. See Write Cycle Description table for details.

 The DQ and DP pins are controlled by the current cycle and the $\overline{\text{OE}}$ signal.

 CEN=1 inserts wait states.

- Device will power-up deselected and the I/Os in a three-state condition, regardless of $\overline{\text{OE}}$. $\overline{\text{OE}}$ assumed LOW.



Write Cycle Descriptions^[7, 8]

Function	WE	BWS ₃	BWS ₂	BWS ₁	BWS ₀
Read	1	Х	Х	Х	Х
Write – No bytes written	0	1	1	1	1
Write Byte 0 – (DQ _[7:0] and DP ₀)	0	1	1	1	0
Write Byte 1 – (DQ _[15:8] and DP ₁)	0	1	1	0	1
Write Bytes 1, 0	0	1	1	0	0
Write Byte 2 – (DQ _[23:16] and DP ₂)	0	1	0	1	1
Write Bytes 2, 0	0	1	0	1	0
Write Bytes 2, 1	0	1	0	0	1
Write Bytes 2, 1, 0	0	1	0	0	0
Write Byte 3 – (DQ _[31:24] and DP ₃)	0	0	1	1	1
Write Bytes 3, 0	0	0	1	1	0
Write Bytes 3, 1	0	0	1	0	1
Write Bytes 3, 1, 0	0	0	1	0	0
Write Bytes 3, 2	0	0	0	1	1
Write Bytes 3, 2, 0	0	0	0	1	0
Write Bytes 3, 2, 1	0	0	0	0	1
Write All Bytes	0	0	0	0	0

X="Don't Care", 1=Logic HIGH, 0=Logic LOW.

Write is initiated by the combination of WE and BWS_x.Bytes written are determined by BWS_[3:0]. Bytes not selected during byte writes remain unaltered. All I/Os are three stated during byte writes.



Maximum Ratings

Current into Outputs (LOW)	20 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015)	>2001V
Latch-Up Current	>200 mA

Operating Range

Range	Ambient Temperature ^[10]	V _{DD} /V _{DDQ}
Com'l	0°C to +70°C	3.3V ± 5%

Electrical Characteristics Over the Operating Range

Parameter	Description	Test Conditi	ons	Min.	Max.	Unit
V_{DD}	Power Supply Voltage			3.135	3.465	V
V_{DDQ}	I/O Supply Voltage			3.135	3.465	V
V _{OH}	Output HIGH Voltage	$V_{DD} = Min., I_{OH} = -4.0 \text{ mA}^{[11]}$		2.4		V
V _{OL}	Output LOW Voltage	$V_{DD} = Min., I_{OL} = 8.0 \text{ mA}^{[11]}$			0.4	V
V _{IH}	Input HIGH Voltage			2.0	V _{DD} + 0.3V	V
V _{IL}	Input LOW Voltage ^[9]			-0.3	0.8	V
I _X	Input Load Current	$GND \le V_1 \le V_{DDQ}$		- 5	5	μΑ
	Input Current of MODE			-30	30	μА
I _{OZ}	Output Leakage Current	$GND \le V_I \le V_{DDQ}$, Output Disable	d	- 5	5	μΑ
I _{CC}	V _{DD} Operating	$V_{DD} = Max., I_{OUT} = 0 mA,$	7.0-ns cycle, 143 MHz		450	mA
	Supply	$f = f_{MAX} = 1/t_{CYC}$ $\frac{7}{1}$ $Max. V_{DD}, Device Deselected, 7$	7.5-ns cycle, 133 MHz		400	mA
			10.0-ns cycle, 100 MHz		350	mA
			12.5-ns cycle, 80 MHz		300	mA
I _{SB1}	Automatic CE		7.0-ns cycle, 143 MHz		60	mA
	Power-Down Current—TTL Inputs		7.5-ns cycle, 133 MHz		50	mA
		WIAX WETC	10.0-ns cycle, 100 MHz		40	mA
			12.5-ns cycle, 80 MHz		35	mA
I _{SB2}	Automatic CE Power-Down Current—CMOS Inputs	Max. V_{DD} , Device Deselected, $V_{IN} \le 0.3 V$ or $V_{IN} \ge V_{DDQ} - 0.3 V$, $f = 0$	All speed grades		5	mA
I _{SB3}	Automatic CE	Max. V _{DD} , Device Deselected, or	7.0-ns cycle, 143 MHz		50	mA
	Power-Down Current—CMOS	$f = f_{MAX} = 1/t_{CYC} \\ 7.5-10.0 \\ 12.5 \\ Max. V_{DD}, Device Deselected, V_{IN} \ge V_{IH} \text{ or } V_{IN} \le V_{IL} \\ f = f_{MAX} = 1/t_{CYC} \\ 7.5-10.0 \\ 12.5 \\ Max. V_{DD}, Device Deselected, V_{IN} \le 0.3 \text{V or } V_{IN} \ge V_{DDQ} - 0.3 \text{V}, f = 0 \\ Max. V_{DD}, Device Deselected, or V_{IN} \le 0.3 \text{V or } V_{IN} \ge V_{DDQ} - 0.3 \text{V}, f = f_{MAX} = 1/t_{CYC} \\ 7.5-10.0 \\ 12.5 \\ 10.0 \\ 12.5 \\ 10.0 \\ 13.5 \\ 10.0 \\ 14.5 \\ 15.5 \\ 10.0 \\ 15.5 \\ 15$	7.5-ns cycle, 133 MHz		40	mA
	Inputs		10.0-ns cycle, 100 MHz		30	mA
			12.5-ns cycle, 80 MHz		25	mΑ

Note:

10. T_A is the case temperature.

^{9.} Minimum voltage equals –2.0V for pulse duration less than 20 ns.


^{11.} The load used for V_{OH} and V_{OL} testing is shown in figure (b) of the AC Test Loads.



Capacitance^[12]

Parameter	Description	Test Conditions	Max.	Unit
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	4	pF
C _{CLK}	Clock Input Capacitance	$V_{DD} = 3.3V,$ $V_{DDQ} = 3.3V$	4	pF
C _{I/O}	Input/Output Capacitance		4	pF

AC Test Loads and Waveforms



Thermal Resistance

Description	Test Conditions	Symbol	TQFP Typ.	Units	Notes
Thermal Resistance (Junction to Ambient)	Still Air, soldered on a 4.25 x 1.125 inch, 4-layer printed circuit board	Θ_{JA}	28	°C/W	12
Thermal Resistance (Junction to Case)		$\Theta_{\sf JC}$	4	°C/W	12

^{12.} Tested initially and after any design or process change that may affect these parameters.
13. A/C test conditions assume signal transition time of 2 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading shown in part (a) of AC Test Loads.



Switching Characteristics Over the Operating Range $^{[13,\ 14,\ 15]}$

	-143		-133		-100		-80		
Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Clock Cycle Time	7.0		7.5		10		12.5		ns
Clock HIGH	2.0		3.0		4.0		4.0		ns
Clock LOW	2.0		3.0		4.0		4.0		ns
Address Set-Up Before CLK Rise	2.0		2.0		2.2		2.5		ns
Address Hold After CLK Rise	0.5		0.5		0.5		1.0		ns
Data Output Valid After CLK Rise		4.0		4.2		5.0		7.0	ns
Data Output Hold After CLK Rise	1.5		1.5		1.5		1.5		ns
CEN Set-Up Before CLK Rise	2.0		2.0		2.2		2.5		ns
CEN Hold After CLK Rise	0.5		0.5		0.5		1.0		ns
GW, BWS _[3:0] Set-Up Before CLK Rise	2.0		2.0		2.2		2.5		ns
GW, BWS _[3:0] Hold After CLK Rise	0.5		0.5		0.5		1.0		ns
ADV/LD Set-Up Before CLK Rise	2.0		2.0		2.2		2.5		ns
ADV/LD Hold after CLK Rise	0.5		0.5		0.5		1.0		ns
Data Input Set-Up Before CLK Rise	1.7		1.7		2.0		2.5		ns
Data Input Hold After CLK Rise	0.5		0.5		0.5		1.0		ns
Chip Enable Set-Up Before CLK Rise	2.0		2.0		2.2		2.5		ns
Chip Enable Hold After CLK Rise	0.5		0.5		0.5		1.0		ns
Clock to High-Z ^[12, 14, 15, 16]	1.5	3.5	1.5	3.5	1.5	3.5	1.5	5.0	ns
Clock to Low-Z ^[12, 14, 15, 16]	1.5		1.5		1.5		1.5		ns
OE HIGH to Output High-Z ^[12, 14, 15, 16]		4.0		4.2		5.0		7.0	ns
OE LOW to Output Low-Z ^[12, 14, 15, 16]	0		0		0		0		ns
OE LOW to Output Valid ^[14]		4.0		4.2		5.0		7.0	ns
	Clock Cycle Time Clock HIGH Clock LOW Address Set-Up Before CLK Rise Address Hold After CLK Rise Data Output Valid After CLK Rise Data Output Hold After CLK Rise CEN Set-Up Before CLK Rise CEN Hold After CLK Rise GW, BWS _[3:0] Set-Up Before CLK Rise GW, BWS _[3:0] Hold After CLK Rise ADV/LD Set-Up Before CLK Rise ADV/LD Hold after CLK Rise Data Input Set-Up Before CLK Rise Data Input Hold After CLK Rise Chip Enable Set-Up Before CLK Rise Chip Enable Hold After CLK Rise Clock to High-Z ^[12, 14, 15, 16] Clock to Low-Z ^[12, 14, 15, 16] OE HIGH to Output High-Z ^[12, 14, 15, 16]	Description Min. Clock Cycle Time 7.0 Clock HIGH 2.0 Clock LOW 2.0 Address Set-Up Before CLK Rise 2.0 Address Hold After CLK Rise 0.5 Data Output Valid After CLK Rise 1.5 CEN Set-Up Before CLK Rise 2.0 CEN Hold After CLK Rise 0.5 GW, BWS[3:0] Set-Up Before CLK Rise 2.0 GW, BWS[3:0] Hold After CLK Rise 0.5 ADV/LD Set-Up Before CLK Rise 0.5 ADV/LD Hold after CLK Rise 0.5 Data Input Set-Up Before CLK Rise 0.5 Data Input Hold After CLK Rise 0.5 Chip Enable Set-Up Before CLK Rise 0.5 Chip Enable Hold After CLK Rise 0.5 Clock to High-Z ^[12, 14, 15, 16] 1.5 Clock to Low-Z ^[12, 14, 15, 16] 1.5 OE HIGH to Output High-Z ^[12, 14, 15, 16] 0 OE LOW to Output Low-Z ^[12, 14, 15, 16] 0	Description Min. Max. Clock Cycle Time 7.0 Clock HIGH 2.0 Clock LOW 2.0 Address Set-Up Before CLK Rise 2.0 Address Hold After CLK Rise 0.5 Data Output Valid After CLK Rise 1.5 CEN Set-Up Before CLK Rise 2.0 CEN Set-Up Before CLK Rise 0.5 GW, BWS _[3:0] Set-Up Before CLK Rise 0.5 ADV/LD Set-Up Before CLK Rise 0.5 ADV/LD Hold after CLK Rise 0.5 Data Input Set-Up Before CLK Rise 0.5 Data Input Hold After CLK Rise 0.5 Chip Enable Set-Up Before CLK Rise 0.5 Chip Enable Hold After CLK Rise 0.5 Clock to High-Z ^[12, 14, 15, 16] 1.5 3.5 Clock to Low-Z ^[12, 14, 15, 16] 1.5 OE HIGH to Output How-Z ^[12, 14, 15, 16] 4.0	Description Min. Max. Min. Clock Cycle Time 7.0 7.5 Clock HIGH 2.0 3.0 Clock LOW 2.0 3.0 Address Set-Up Before CLK Rise 2.0 2.0 Address Hold After CLK Rise 0.5 0.5 Data Output Valid After CLK Rise 4.0 4.0 Data Output Hold After CLK Rise 1.5 1.5 CEN Set-Up Before CLK Rise 2.0 2.0 CEN Hold After CLK Rise 0.5 0.5 GW, BWS[3:0] Set-Up Before CLK Rise 2.0 2.0 ADV/LD Set-Up Before CLK Rise 0.5 0.5 ADV/LD Set-Up Before CLK Rise 0.5 0.5 Data Input Set-Up Before CLK Rise 0.5 0.5 Data Input Hold After CLK Rise 0.5 0.5 Chip Enable Set-Up Before CLK Rise 0.5 0.5 Chip Enable Hold After CLK Rise 0.5 0.5 Clock to High-Z ^[12, 14, 15, 16] 1.5 1.5 Clock to Low-Z ^[12, 14, 15, 16] 1.5 1.5	Description Min. Max. Min. Max. Clock Cycle Time 7.0 7.5 — Clock HIGH 2.0 3.0 — Clock LOW 2.0 3.0 — Address Set-Up Before CLK Rise 2.0 2.0 — Address Hold After CLK Rise 0.5 0.5 — Data Output Valid After CLK Rise 4.0 4.2 — Data Output Hold After CLK Rise 1.5 1.5 — CEN Set-Up Before CLK Rise 2.0 2.0 — CEN Hold After CLK Rise 0.5 0.5 — GW, BWS[3:0] Set-Up Before CLK Rise 0.5 0.5 — ADV/LD Set-Up Before CLK Rise 0.5 0.5 — ADV/LD Hold after CLK Rise 0.5 0.5 — Data Input Set-Up Before CLK Rise 0.5 0.5 — Chip Enable Set-Up Before CLK Rise 0.5 0.5 — Chip Enable Hold After CLK Rise 0.5 0.5 — Chip Enable Hold After C	Description Min. Max. Min. Max. Min. Clock Cycle Time 7.0 7.5 10 Clock HIGH 2.0 3.0 4.0 Clock LOW 2.0 3.0 4.0 Address Set-Up Before CLK Rise 2.0 2.0 2.2 Address Hold After CLK Rise 0.5 0.5 0.5 Data Output Valid After CLK Rise 4.0 4.2 4.2 Data Output Hold After CLK Rise 1.5 1.5 1.5 CEN Set-Up Before CLK Rise 2.0 2.0 2.2 CEN Hold After CLK Rise 0.5 0.5 0.5 GW, BWS[3:0] Set-Up Before CLK Rise 2.0 2.0 2.2 GW, BWS[3:0] Hold After CLK Rise 0.5 0.5 0.5 ADV/LD Set-Up Before CLK Rise 0.5 0.5 0.5 ADV/LD Hold after CLK Rise 0.5 0.5 0.5 Data Input Before CLK Rise 0.5 0.5 0.5 Chip Enable Set-Up Before CLK Rise 0.5 0.5 0.5	Description Min. Max. Min. Max. Min. Max. Clock Cycle Time 7.0 7.5 10 Clock HIGH 2.0 3.0 4.0 Clock LOW 2.0 3.0 4.0 Address Set-Up Before CLK Rise 2.0 2.0 2.2 Address Hold After CLK Rise 0.5 0.5 0.5 Data Output Valid After CLK Rise 4.0 4.2 5.0 Data Output Hold After CLK Rise 1.5 1.5 1.5 CEN Set-Up Before CLK Rise 2.0 2.0 2.2 CEN Hold After CLK Rise 0.5 0.5 0.5 GW, BWS _[3:0] Set-Up Before CLK Rise 0.5 0.5 0.5 GW, BWS _[3:0] Set-Up Before CLK Rise 0.5 0.5 0.5 ADV/LD Set-Up Before CLK Rise 0.5 0.5 0.5 ADV/LD Hold after CLK Rise 0.5 0.5 0.5 Data Input Hold After CLK Rise 0.5 0.5 0.5 Chip Enable Set-Up Before CLK Rise 0.5 0.5 <td>Description Min. Max. Min. 125 Clock HIGH 2.0 3.0 4.0 4.0 4.0 4.0 4.0 4.0 4.0 4.0 4.0 4.0 4.0 4.0 5.0 1.0</td> <td>Description Min. Max. Min.</td>	Description Min. Max. Min. 125 Clock HIGH 2.0 3.0 4.0 4.0 4.0 4.0 4.0 4.0 4.0 4.0 4.0 4.0 4.0 4.0 5.0 1.0	Description Min. Max. Min.


Notes:

 ^{14.} t_{CHZ}, t_{CLZ}, t_{OEV}, t_{EOLZ}, and t_{EOHZ} are specified with A/C test conditions shown in part (a) of AC Test Loads. Transition is measured ± 200 mV from steady-state voltage.
 15. At any given voltage and temperature, t_{EOHZ} is less than t_{EOLZ} and t_{CHZ} is less than t_{CLZ} to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve High-Z prior to Low-Z under the same system conditions.
 16. This parameter is sampled and not 100% tested.



Switching Waveforms

READ/WRITE/DESELECT Sequence




The combination of $\overline{\text{WE}}$ & $\overline{\text{BWS}}_{[3:0]}$ define a write cycle (see Write Cycle Description table). $\overline{\text{CE}}$ is the combination of $\overline{\text{CE}}_1$, $\overline{\text{CE}}_2$, and $\overline{\text{CE}}_3$. All chip enables need to be active in order to select the device. Any chip enable can deselect the device. RAx stands for Read Address X, WAx stands for Write Address X, Dx stands for Data-in for location X, Qx stands for Data-out for location X. ADV/ $\overline{\text{LD}}$ held LOW. $\overline{\text{OE}}$ held LOW.

= DON'T CARE = UNDEFINED



Switching Waveforms (continued)

Burst Sequences




The combination of \overline{WE} & $\overline{BWS}_{[3:0]}$ define a write cycle (see Write Cycle Description table). \overline{CE} is the combination of \overline{CE}_1 , CE_2 , and \overline{CE}_3 . All chip enables need to be active in order to select the device. Any chip enable can deselect the device. RAx stands for Read Address X, WA stands for Write Address X, Dx stands for Data-in for location X, Qx stands for Data-out for location X. \overline{CEN} held LOW. During burst writes, byte writes can be conducted by asserting the appropriate $\overline{BWS}_{[3:0]}$ input signals. Burst order determined by the state of the MODE input. \overline{CEN} held LOW. \overline{OE} held LOW.





Switching Waveforms (continued)

OE Timing



Ordering Information

Speed (MHz)	Ordering Code	Package Name	Package Type	Operating Range
143	CY7C1350-143AC	A101	100-Lead (14 x 20 x 1.4 mm) Thin Quad Flat Pack	Commercial
133	CY7C1350-133AC	A101	100-Lead (14 x 20 x 1.4 mm) Thin Quad Flat Pack	Commercial
100	CY7C1350-100AC	A101	100-Lead (14 x 20 x 1.4 mm) Thin Quad Flat Pack	Commercial
80	CY7C1350-80AC	A101	100-Lead (14 x 20 x 1.4 mm) Thin Quad Flat Pack	Commercial


Document #: 38-00690-B



Package Diagram

100-Pin Thin Plastic Quad Flatpack (14 x 20 x 1.4 mm) A101

DIMENSIONS ARE IN MILLIMETERS.



51-85050-A