## **HEF4051B**

# 8-channel analog multiplexer/demultiplexer Rev. 10 — 17 November 2011

**Product data sheet** 

#### 1. **General description**

The HEF4051B is an 8-channel analog multiplexer/demultiplexer with three address inputs (S1 to S3), an active LOW enable input (E), eight independent inputs/outputs (Y0 to Y7) and a common input/output (Z). The device contains eight bidirectional analog switches, each with one side connected to an independent input/output (Y0 to Y7) and the other side connected to a common input/output (Z). With E LOW, one of the eight switches is selected (low-impedance ON-state) by S1 to S3. With E HIGH, all switches are in the high-impedance OFF-state, independent of S1 to S3. If break before make is needed, then it is necessary to use the enable input.

 $V_{DD}$  and  $V_{SS}$  are the supply voltage connections for the digital control inputs (S1 to S3, and E). The V<sub>DD</sub> to V<sub>SS</sub> range is 3 V to 15 V. The analog inputs/outputs (Y0 to Y7, and Z) can swing between  $V_{DD}$  as a positive limit and  $V_{EE}$  as a negative limit.  $V_{DD} - V_{EE}$  may not exceed 15 V. Unused inputs must be connected to V<sub>DD</sub>, V<sub>SS</sub>, or another input. For operation as a digital multiplexer/demultiplexer, V<sub>EE</sub> is connected to V<sub>SS</sub> (typically ground). V<sub>EE</sub> and V<sub>SS</sub> are the supply voltage connections for the switches.

#### 2. Features and benefits

- Fully static operation
- 5 V, 10 V, and 15 V parametric ratings
- Standardized symmetrical output characteristics
- Specified from -40 °C to +85 °C and -40 °C to +125 °C
- Complies with JEDEC standard JESD 13-B

### **Applications**

- Analog multiplexing and demultiplexing
- Digital multiplexing and demultiplexing
- Signal gating



8-channel analog multiplexer/demultiplexer


### 4. Ordering information

Table 1. Ordering information


All types operate from -40~% to +125~%.


Type number	Package	Package							
	Name	Description	Version						
HEF4051BP	DIP16	plastic dual in-line package; 16 leads (300 mil)	SOT38-4						
HEF4051BT	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1						
HEF4051BTS	SSOP16	plastic shrink small outline package; 16 leads; body width 5.3 mm	SOT338-1						
HEF4051BTT	TSSOP16	plastic thin shrink small outline package; 16 leads; body width 4.4 mm	SOT403-1						

### 5. Functional diagram




### 8-channel analog multiplexer/demultiplexer






### 8-channel analog multiplexer/demultiplexer



### 8-channel analog multiplexer/demultiplexer

### 6. Pinning information

#### 6.1 Pinning



### 6.2 Pin description

Table 2. Pin description

<u> </u>		
Symbol	Pin	Description
Ē	6	enable input (active LOW)
V <sub>EE</sub>	7	supply voltage
V <sub>SS</sub>	8	ground supply voltage
S1, S2, S3	11, 10, 9	select input
Y0, Y1, Y2, Y3, Y4, Y5, Y6, Y7	13, 14, 15, 12, 1, 5, 2, 4	independent input or output
Z	3	common output or input
$V_{DD}$	16	supply voltage

#### 8-channel analog multiplexer/demultiplexer

### 7. Functional description

#### 7.1 Function table

Table 3. Function table [1]

Input				Channel ON
Ē	S3	S2	S1	
L	L	L	L	Y0 to Z
L	L	L	Н	Y1 to Z
L	L	Н	L	Y2 to Z
L	L	Н	Н	Y3 to Z
L	Н	L	L	Y4 to Z
L	Н	L	Н	Y5 to Z
L	Н	Н	L	Y6 to Z
L	Н	Н	Н	Y7 to Z
Н	X	X	X	switches off

<sup>[1]</sup> H = HIGH voltage level;

### 8. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to V<sub>SS</sub> = 0 V (ground).

		<b>3</b> , , , , ,			,
Symbol	Parameter	Conditions	Min	Max	Unit
$V_{DD}$	supply voltage		-0.5	+18	V
V <sub>EE</sub>	supply voltage	referenced to V <sub>DD</sub>	<u>[1]</u> –18	+0.5	V
I <sub>IK</sub>	input clamping current	pins Sn and $\overline{E}$ ; V <sub>I</sub> < -0.5 V or V <sub>I</sub> > V <sub>DD</sub> + 0.5 V	-	±10	mA
$V_{I}$	input voltage		-0.5	$V_{DD} + 0.5$	V
I <sub>I/O</sub>	input/output current		-	±10	mA
$I_{DD}$	supply current		-	50	mA
T <sub>stg</sub>	storage temperature		-65	+150	°C
T <sub>amb</sub>	ambient temperature		-40	+125	°C
P <sub>tot</sub>	total power dissipation	$T_{amb} = -40  ^{\circ}\text{C} \text{ to } +125  ^{\circ}\text{C}$	[2]		
		DIP16 package	-	750	mW
		SO16 package	-	500	mW
		SSOP16 package	-	500	mW
		TSSOP16 package	-	500	mW
Р	power dissipation	per output	-	100	mW

<sup>[1]</sup> To avoid drawing V<sub>DD</sub> current out of terminal Z, when switch current flows into terminals Y, the voltage drop across the bidirectional switch must not exceed 0.4 V. If the switch current flows into terminal Z, no V<sub>DD</sub> current will flow out of terminals Y, and in this case there is no limit for the voltage drop across the switch, but the voltages at Y and Z may not exceed V<sub>DD</sub> or V<sub>EE</sub>.

HEF4051B

L = LOW voltage level;

X = don't care.

<sup>[2]</sup> For DIP16 package:  $P_{tot}$  derates linearly with 12 mW/K above 70  $^{\circ}\text{C}.$ 


#### 8-channel analog multiplexer/demultiplexer

For SO16 package:  $P_{tot}$  derates linearly with 8 mW/K above 70 °C. For SSOP16 and TSSOP16 packages:  $P_{tot}$  derates linearly with 5.5 mW/K above 60 °C.

### 9. Recommended operating conditions

Table 5. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{DD}$	supply voltage	see Figure 8	3	-	15	V
VI	input voltage		0	-	$V_{DD}$	V
T <sub>amb</sub>	ambient temperature	in free air	-40	-	+125	°C
$\Delta t/\Delta V$	input transition rise and fall	$V_{DD} = 5 V$	-	-	3.75	μs/V
	rate	V <sub>DD</sub> = 10 V	-	-	0.5	μs/V
		V <sub>DD</sub> = 15 V	-	-	0.08	μs/V



#### 10. Static characteristics

#### Table 6. Static characteristics

 $V_{SS} = V_{EE} = 0 \ V$ ;  $V_I = V_{SS}$  or  $V_{DD}$  unless otherwise specified.

Symbol	Parameter	Conditions	$V_{DD}$	T <sub>amb</sub> = -40 °C		T <sub>amb</sub> = 25 °C		T <sub>amb</sub> = 85 °C		T <sub>amb</sub> = 125 °C		Unit
				Min	Max	Min	Max	Min	Max	Min	Max	
V <sub>IH</sub> HIGH-level input voltage	$ I_{O}  < 1 \mu A$	5 V	3.5	-	3.5	-	3.5	-	3.5	-	V	
		10 V	7.0	-	7.0	-	7.0	-	7.0	-	V	
			15 V	11.0	-	11.0	-	11.0	-	11.0	-	V
$V_{IL}$	LOW-level	out voltage 10	5 V	-	1.5	-	1.5	-	1.5	-	1.5	V
	input voltage		10 V	-	3.0	-	3.0	-	3.0	-	3.0	V
			15 V	-	4.0	-	4.0	-	4.0	-	4.0	V
I <sub>I</sub>	input leakage current		15 V	-	±0.1	-	±0.1	-	±1.0	-	±1.0	μΑ

HEF4051B

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2011. All rights reserved.


#### 8-channel analog multiplexer/demultiplexer


 Table 6.
 Static characteristics ...continued

 $V_{SS} = V_{EE} = 0 \ V$ ;  $V_I = V_{SS}$  or  $V_{DD}$  unless otherwise specified.

Symbol	Parameter	Conditions	$V_{DD}$	T <sub>amb</sub> =	–40 °C	T <sub>amb</sub> =	25 °C	T <sub>amb</sub> =	85 °C	T <sub>amb</sub> = 125 °C		Unit
				Min	Max	Min	Max	Min	Max	Min	Max	
I <sub>S(OFF)</sub>	OFF-state leakage current	Z port; all channels OFF; see <u>Figure 9</u>	15 V	-	-	-	1000	-	-	-	-	nA
		Y port; per channel; see Figure 10	15 V	-	-	-	200	-	-	-	-	nA
$I_{DD}$	supply current	I <sub>O</sub> = 0 A	5 V	-	5	-	5	-	150	-	150	μΑ
			10 V	-	10	-	10	-	300	-	300	μΑ
			15 V	-	20	-	20	-	600	-	600	μΑ
C <sub>I</sub>	input capacitance	Sn, E inputs	-	-	-	-	7.5	-	-	-	-	pF

#### 10.1 Test circuits





#### 8-channel analog multiplexer/demultiplexer


#### 10.2 ON resistance

Table 7. ON resistance


 $T_{amb} = 25$  °C;  $I_{SW} = 200~\mu A$ ;  $V_{SS} = V_{EE} = 0~V.$ 

Symbol	Parameter	Conditions	$V_{DD} - V_{EE}$	Тур	Max	Unit
R <sub>ON(peak)</sub>	ON resistance (peak)	$V_I = 0 V \text{ to } V_{DD} - V_{EE};$	5 V	350	2500	Ω
		see Figure 11 and Figure 12	10 V	80	245	Ω
			15 V	60	175	Ω
R <sub>ON(rail)</sub>	ON resistance (rail)	V <sub>I</sub> = 0 V; see <u>Figure 11</u> and <u>Figure 12</u>	5 V	115	340	Ω
			10 V	50	160	Ω
			15 V	40	115	Ω
		$V_I = V_{DD} - V_{EE};$	5 V	120	365	Ω
		see Figure 11 and Figure 12	10 V	65	200	Ω
			15 V	50	155	Ω
$\Delta R_{ON}$	ON resistance mismatch	$V_I = 0 \text{ V to } V_{DD} - V_{EE}; \text{ see } \frac{\text{Figure 11}}{}$	5 V	25	-	Ω
	between channels		10 V	10	-	Ω
			15 V	5	-	Ω

#### 10.2.1 ON resistance waveform and test circuit



#### 8-channel analog multiplexer/demultiplexer



### 11. Dynamic characteristics

Table 8. Dynamic characteristics

 $T_{amb} = 25$  °C;  $V_{SS} = V_{EE} = 0$  V; for test circuit see <u>Figure 16</u>.

Symbol	Parameter	Conditions	$V_{DD}$	Тур	Max	Unit
t <sub>PHL</sub>	HIGH to LOW propagation delay	Yn, Z to Z, Yn; see Figure 13	5 V	15	30	ns
			10 V	5	10 ns 10 ns 300 ns 120 ns 90 ns 30 ns 10 ns 10 ns 10 ns 90 ns 300 ns	ns
			15 V	5		ns
		Sn to Yn, Z; see Figure 14	5 V	150	300	ns
			10 V	60	120	ns
			15 V	45	90	ns
t <sub>PLH</sub>	LOW to HIGH propagation delay	Yn, Z to Z, Yn; see Figure 13	5 V	15	30	ns
			15 V 5 10 5 V 150 300	ns		
			15 V	5	10	ns
	Sn to Yn,	Sn to Yn, Z; see Figure 14	5 V	150	300	ns
			10 V	65 130	ns	
			15 V	45	90	ns
t <sub>PHZ</sub>	HIGH to OFF-state	E to Yn, Z; see Figure 15	5 V	120	240	ns
	propagation delay	E to Yn, Z; see Figure 15  5 V 120 10 V 90	90	180	ns	
			15 V	85	170	0 ns 00 ns 00 ns 00 ns 0 ns 0 ns 0 ns 0
t <sub>PZH</sub>	OFF-state to HIGH	E to Yn, Z; see Figure 15	5 V	140	280	ns
	propagation delay		10 V	55	110	ns
			15 V	40	80	ns
t <sub>PLZ</sub>	LOW to OFF-state	E to Yn, Z; see Figure 15	5 V	145	290	ns
1 66	propagation delay		10 V	120	240	ns
			15 V	115	230	ns


#### 8-channel analog multiplexer/demultiplexer

 Table 8.
 Dynamic characteristics ...continued

 $T_{amb} = 25$  °C;  $V_{SS} = V_{EE} = 0$  V; for test circuit see <u>Figure 16</u>.

Symbol	Parameter	Conditions	$V_{DD}$	Тур	Max	Unit
$t_{PZL}$	OFF-state to LOW	E to Yn, Z; see Figure 15	5 V	140	280	ns ns
	propagation delay	pagation delay		55	110	ns
			15 V	40	80	ns

#### 11.1 Waveforms and test circuit






Table 9. Measurement points

Supply voltage	Input	Output
$V_{DD}$	V <sub>M</sub>	V <sub>M</sub>
5 V to 15 V	0.5V <sub>DD</sub>	0.5V <sub>DD</sub>

#### 8-channel analog multiplexer/demultiplexer




Table 10. Test data

Input			Load	oad S1 position						
Yn, Z	Sn and E	t <sub>r</sub> , t <sub>f</sub>	V <sub>M</sub>	CL	R <sub>L</sub>	t <sub>PHL</sub> [1]	t <sub>PLH</sub>	t <sub>PZH</sub> , t <sub>PHZ</sub>	t <sub>PZL</sub> , t <sub>PLZ</sub>	other
$V_{\text{DD}}$ or $V_{\text{EE}}$	$V_{DD}$ or $V_{SS}$	≤ 20 ns	0.5V <sub>DD</sub>	50 pF	10 kΩ	$V_{DD}$ or $V_{EE}$	$V_{EE}$	V <sub>EE</sub>	$V_{DD}$	V <sub>EE</sub>

[1] For Yn to Z or Z to Yn propagation delays use  $V_{\text{EE}}$ . For Sn to Yn or Z propagation delays use  $V_{\text{DD}}$ .

#### 8-channel analog multiplexer/demultiplexer

### 11.2 Additional dynamic parameters

Table 11. Additional dynamic characteristics

 $V_{SS} = V_{EE} = 0 \text{ V; } T_{amb} = 25 \text{ °C.}$ 

Symbol	Parameter	Conditions	$V_{DD}$	Тур	Max	Unit
THD	total harmonic distortion	see Figure 17; $R_L = 10 \text{ k}\Omega$ ; $C_L = 15 \text{ pF}$ ;	5 V	[ <u>1</u> ] 0.25	-	%
		channel ON; $V_I = 0.5V_{DD}$ (p-p); $f_i = 1$ kHz	10 V	<u>[1]</u> 0.04	-	%
		$I_{i} = I \text{ K} I Z$	15 V	<u>[1]</u> 0.04	-	%
f <sub>(-3dB)</sub>	-3 dB frequency response	see Figure 18; $R_L = 1 \text{ k}\Omega$ ; $C_L = 5 \text{ pF}$ ;	5 V	<u>[1]</u> 13	-	MHz
		channel ON; $V_I = 0.5V_{DD}$ (p-p)	10 V	<u>[1]</u> 40	-	MHz
			15 V	<u>[1]</u> 70	-	MHz
$\alpha_{iso}$	isolation (OFF-state)	see Figure 19; $f_i$ = 1 MHz; $R_L$ = 1 $k\Omega$ ; $C_L$ = 5 pF; channel OFF; $V_I$ = 0.5 $V_{DD}$ (p-p)	10 V	<u>[1]</u> –50	-	dB
V <sub>ct</sub>	crosstalk voltage	digital inputs to switch; see Figure 20; $\underline{R}_L = 10 \text{ k}\Omega$ ; $C_L = 15 \text{ pF}$ ; $\overline{E}$ or $Sn = V_{DD}$ (square-wave)	10 V	50	-	mV
Xtalk	crosstalk	between switches; see Figure 21; $f_i$ = 1 MHz; $R_L$ = 1 $k\Omega$ ; $V_I$ = 0.5 $V_{DD}$ (p-p)	10 V	<u>[1]</u> –50	-	dB

<sup>[1]</sup>  $f_i$  is biased at 0.5  $V_{DD}$ ;  $V_I = 0.5 V_{DD}$  (p-p).

#### Table 12. Dynamic power dissipation P<sub>D</sub>

 $P_D$  can be calculated from the formulas shown;  $V_{EE} = V_{SS} = 0$  V;  $t_r = t_f \le 20$  ns;  $T_{amb} = 25$  °C.

<b>D</b>			/ LL 00 - / 1 1/ u	iiiiD
Symbol	Parameter	$V_{DD}$	Typical formula for P <sub>D</sub> (μW)	where:
$P_D$	dynamic power	5 V	$P_D = 1000 \times f_i + \Sigma (f_o \times C_L) \times V_{DD}^2$	f <sub>i</sub> = input frequency in MHz;
	dissipation	10 V	$P_D = 5500 \times f_i + \Sigma (f_o \times C_L) \times V_{DD}^2$	f <sub>o</sub> = output frequency in MHz;
		15 V	$P_D = 15000 \times f_i + \Sigma (f_o \times C_L) \times V_{DD}^2$	$C_L$ = output load capacitance in pF;
				$V_{DD}$ = supply voltage in V;
				$\Sigma(C_L \times f_o)$ = sum of the outputs.

#### 11.2.1 Test circuits




Fig 17. Test circuit for measuring total harmonic distortion







Fig 18. Test circuit for measuring frequency response

#### 8-channel analog multiplexer/demultiplexer








b. Input and output pulse definitions

Fig 20. Test circuit for measuring crosstalk voltage between digital inputs and switch

### 8-channel analog multiplexer/demultiplexer




#### 8-channel analog multiplexer/demultiplexer

### 12. Package outline

#### DIP16: plastic dual in-line package; 16 leads (300 mil)

SOT38-4



UNIT	A max.	A <sub>1</sub> min.	A <sub>2</sub> max.	b	b <sub>1</sub>	b <sub>2</sub>	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	e <sub>1</sub>	L	ME	M <sub>H</sub>	w	Z <sup>(1)</sup> max.
mm	4.2	0.51	3.2	1.73 1.30	0.53 0.38	1.25 0.85	0.36 0.23	19.50 18.55	6.48 6.20	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	0.76
inches	0.17	0.02	0.13	0.068 0.051	0.021 0.015	0.049 0.033	0.014 0.009	0.77 0.73	0.26 0.24	0.1	0.3	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.03

1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.

OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE
SOT38-4					<del>95-01-14</del> 03-02-13

Fig 22. Package outline SOT38-4 (DIP16)

HEF4051B


All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2011. All rights reserved.

#### 8-channel analog multiplexer/demultiplexer

#### SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1



UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	ø	v	w	у	Z <sup>(1)</sup>	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	10.0 9.8	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
inches	0.069	0.010 0.004	0.057 0.049	0.01		0.0100 0.0075		0.16 0.15	0.05	0.244 0.228	0.041	0.039 0.016		0.01	0.01	0.004	0.028 0.012	0°

#### Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE
SOT109-1	076E07	MS-012			<del>99-12-27</del> 03-02-19


Fig 23. Package outline SOT109-1 (SO16)

HEF4051B

#### 8-channel analog multiplexer/demultiplexer

SSOP16: plastic shrink small outline package; 16 leads; body width 5.3 mm

SOT338-1



UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	b <sub>p</sub>	С	D <sup>(1)</sup>	E <sup>(1)</sup>	e	HE	L	Lp	ø	v	w	у	Z <sup>(1)</sup>	θ
mm	2	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	6.4 6.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	1.00 0.55	8° 0°

#### Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE
SOT338-1		MO-150			<del>99-12-27</del> 03-02-19

Fig 24. Package outline SOT338-1 (SSOP16)


All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2011. All rights reserved.

#### 8-channel analog multiplexer/demultiplexer

TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm

SOT403-1



						-,												
UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E (2)	е	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.40 0.06	8° 0°

#### Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE
SOT403-1		MO-153			<del>99-12-27</del> 03-02-18
0011001		100			L

Fig 25. Package outline SOT403-1 (TSSOP16)

HEF4051B

### 8-channel analog multiplexer/demultiplexer

### 13. Revision history

#### Table 13. Revision history

Document ID	Release date	Data sheet status	Change notice	Supercodes
Document ID	Neiease uate	Data Silect Status	Change notice	Supersedes
HEF4051B v.10	20111117	Product data sheet	-	HEF4051B v.9
Modifications:	<ul> <li>Legal pages</li> </ul>	s updated.		
	<ul> <li>Changes in</li> </ul>	"General description", "Feat	tures and benefits" and	"Applications".
HEF4051B v.9	20100325	Product data sheet	-	HEF4051B v.8
HEF4051B v.8	20100301	Product data sheet	-	HEF4051B v.7
HEF4051B v.7	20091127	Product data sheet	-	HEF4051B v.6
HEF4051B v.6	20090924	Product data sheet	-	HEF4051B v.5
HEF4051B v.5	20090826	Product data sheet	-	HEF4051B v.4
HEF4051B v.4	20050112	Product data sheet	-	HEF4051B_CNV v.3
HEF4051B_CNV v.3	19950101	Product specification	-	HEF4051B_CNV v.2
HEF4051B_CNV v.2	19950101	Product specification	-	-

#### 8-channel analog multiplexer/demultiplexer

### 14. Legal information

#### 14.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

#### 14.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### 14.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or

malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

HEF4051B

#### 8-channel analog multiplexer/demultiplexer

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

#### 14.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

#### 15. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

### 8-channel analog multiplexer/demultiplexer

### 16. Contents

1	General description 1
2	Features and benefits
3	Applications
4	Ordering information 2
5	Functional diagram 2
6	Pinning information 5
6.1	Pinning
6.2	Pin description 5
7	Functional description 6
7.1	Function table 6
8	Limiting values 6
9	Recommended operating conditions 7
10	Static characteristics 7
10.1	Test circuits 8
10.2	ON resistance9
10.2.1	ON resistance waveform and test circuit 9
11	Dynamic characteristics
11.1	Waveforms and test circuit
11.2	Additional dynamic parameters
11.2.1	Test circuits
12	Package outline
13	Revision history
14	Legal information
14.1	Data sheet status 21
14.2	Definitions
14.3	Disclaimers
14.4	Trademarks
15	Contact information
16	Contents

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.