


32 Mbit (2Mb ×16) low-voltage UV EPROM and OTP EPROM

Feature summary

- 3.3V ± 10% supply voltage in Read operation
- Read access time
 - 100ns at $V_{CC} = 3.0V$ to 3.6V
- Pin compatible with M27C322
- Word-wide configurable
- 32 Mbit Mask ROM replacement
- Low power consumption
 - Active Current 30mA at 5MHz
 - Stand-by Current 60μA
- Programming voltage: 12V ± 0.25V
- Programming time: 50µs/word
- Electronic signature
- Obsolete Product(s) Manufacturer Code: 0020h



Contents M27V322

Contents

1	Summary description	5
2	Device operation	7
	2.1 Read mode	7
	2.2 Standby mode	7
	2.3 Two Line Output Control	7
	2.4 System considerations	8
	2.5 Programming	8
	2.6 PRESTO III programming algorithm	8
	2.7 Program Inhibit	9
	2.8 Program Verify	29
	2.9 On-Board programming	9
	2.10 Electronic Signature	10
	2.11 Erasure operation (applies to UV EPROM)	10
3	Maximum rating	11
4	DC and AC parameters	12
5	Package reschanical	18
6	Part numbering	21
0/550	Revision history	22
0/050		

M27V322 List of tables

List of tables

Table 1. Table 2.	Signal names	
Table 3.	Electronic signature	
Table 4.	Absolute maximum ratings	
Table 5.	AC measurement conditions	
Table 6. Table 7.	Capacitance	
Table 7.	Programming mode DC characteristics	
Table 9.	Read mode AC characteristics	
Table 10.		
Table 11.	Margin mode AC characteristics	117
Table 12.	FDIP42W - 42 pin Ceramic Frit-seal DIP, with window (0.315" × 0.630"), mechanical data	
Table 13.	mechanical data	18
Table 13.	SDIP42 - 42 lead Shrink Plastic DIP, 600 mils width, package medianical data	20
Table 15.	Ordering information scheme	21
Table 16.	PDIP42 - 42 pin Plastic DIP, 600 mils width, package mechanical data SDIP42 - 42 lead Shrink Plastic DIP, 600 mils width, package mechanical data Ordering information scheme	22
	18:16 AUIC	
	500	
	*(2)	
	(C) (O)	
	AUG O.	
	-:00	
	010 (15)	
	ve.	
1050		
Uh.		
50		
\sim		
	ete Product(s) obsolete ete Product(s)	

577

List of figures M27V322

List of figures

Figure 1. Figure 2. Figure 3. Figure 4. Figure 5. Figure 6. Figure 7. Figure 8. Figure 9.	Logic diagram DIP connections Programming flowchart AC testing input output waveform AC testing load circuit Read mode AC waveforms Margin mode AC waveforms Programming and Verify modes AC waveforms TDIP42W - 42 pin Ceramic Frit-seal DIP, with window (0.315" × 0.630"),
-	package outline
Figure 10. Figure 11.	
Obsoli Obsoli	obsolete Product(s) obsolete Product(s) obsolete Product(s).

Summary description 1

The M27V322 is a 32 Mbit EPROM offered in the UV range (ultra violet erase) and OTP range. It is ideally suited for microprocessor systems requiring large data or program storage. It is organised as 2 MWords of 16 bit. The pin-out is compatible with a 32 Mbit Mask ROM.


The FDIP42W (window ceramic frit-seal package) has a transparent lid which allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written rapidly to the device by following the programming procedure.

For applications where the content is programmed only one time and erasure is not required, the M27V322 is offered in PDIP42 and SDIP42 packages.

In order to meet environmental requirements, ST offers the M27V322 in ECOP4CK® packages.

ECOPACK packages are Lead-free. The category of second Level Intercorrect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also many ea on the inner box label.

ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com.




Signal names

A0-A20	Address Inputs
Q0-Q15	Data Outputs
Ē	Chip Enable
ŪV _{PP}	Output Enable / Program Supply
V _{CC}	Supply Voltage
V_{SS}	Ground

Summary description M27V322

Figure 2. DIP connections



M27V322 Device operation

2 Device operation

The operating modes of the M27V322 are listed in the Operating Modes Table. A single power supply is required in the read mode. All inputs are TTL compatible except for V_{PP} and 12V on A9 for the Electronic Signature.

2.1 Read mode

The M27V322 has a word-wide organization. Chip Enable (\overline{E}) is the power control and should be used for device selection. Output Enable (\overline{G}) is the output control and should be used to gate data to the output pins independent of device selection. Assuming that the addresses are stable, the address access time (t_{AVQV}) is equal to the delay from \overline{E} to output (t_{ELQV}) . Data is available at the output after a delay of t_{GLQV} from the falling edge of $\overline{GV_{PR}}$ assuming that \overline{E} has been low and the addresses have been stable for at least t_{AVQV} t_{GLQV} .

2.2 Standby mode

The M27V322 has a standby mode which reduces the supply current from 30mA to 30μ A. The M27V322 is placed in the standby mode by applying a CMOS high signal to the \overline{E} input. When in the standby mode, the outputs are in a night impedance state, independent of the \overline{GV}_{PP} input.

2.3 Two Line Output Control

Because EPROMs are caused in larger memory arrays, this product features a 2 line control function which accommodates the use of multiple memory connection. The two line control function allow:

- the lowest possible memory power dissipation,
- complete assurance that output bus contention will not occur.

For the most efficient use of these two control lines, \overline{E} should be decoded and used as the pulmary device selecting function, while $\overline{GV_{PP}}$ should be made a common connection to all devices in the array and connected to the \overline{READ} line from the system control bus. This ensures that all deselected memory devices are in their low power standby mode and that the output pins are only active when data is required from a particular memory device.

Device operation M27V322

2.4 System considerations

The power switching characteristics of Advanced CMOS EPROMs require careful decoupling of the supplies to the devices. The supply current ICC has three segments of importance to the system designer: the standby current, the active current and the transient peaks that are produced by the falling and rising edges of \overline{E} . The magnitude of the transient current peaks is dependent on the capacitive and inductive loading of the device outputs. The associated transient voltage peaks can be suppressed by complying with the two line output control and by properly selected decoupling capacitors. It is recommended that a 0.1 μ F ceramic capacitor is used on every device between V_{CC} and V_{SS} . This should be a high frequency type of low inherent inductance and should be placed as close as possible to the device. In addition, a 4.7 μ F electrolytic capacitor should be used between V_{CC} and V_{SS} for every eight devices. This capacitor should be mounted near the power supply connection point. The purpose of this capacitor is to overcome the voltage drop caused by the inductive effects of PCB traces.

2.5 Programming

When delivered (and after each erasure for UV EPROM), all Lits or the M27V322 are in the "1" state. Data is introduced by selectively programming "o's into the desired bit locations. Although only "0"s will be programmed, both "1"s and "0"s can be present in the data word. The only way to change a "0" to a "1" is by die exposition to ultraviolet light (UV EPROM). The M27V322 is in the programming mode where V pp input is at 12.V, $\overline{G}V_{PP}$ is at V_{IH} and \overline{E} is pulsed to V_{IL} . The data to be programming is applied to 16 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL. V_{CC} is specified to be 6.25V \pm 0.25V.

2.6 PRESTO III programming algorithm

The PRESTO III Programming Algorithm allows the whole array to be programed with a guaranteer that gin in a typical time of 100 seconds. Programming with PRESTO III consists of appiving a sequence of 50µs program pulses to each word until a correct verify occurs (soe Figure 3). During programing and verify operation a MARGIN MODE circuit must be activated to guarantee that each cell is programed with enough margin. No overprogram pulse is applied since the verify in MARGIN MODE provides the necessary margin to each programmed cell.

M27V322 Device operation




Figure 3. Programming flowchart

2.7 Program Inhibit

Programming of multicle M27V322s in parallel with different data is also easily accomplished. Except for \overline{E} , all like inputs including $\overline{GV_{PP}}$ of the parallel M27V322 may be common ACTI. low level pulse applied to a M27V322's \overline{E} input and V_{PP} at 12V, will program that M27V322. A high level \overline{E} input inhibits the other M27V322s from being programmed.

2.8 Program Verify

A verify (read) should be performed on the programmed bits to determine that they were correctly programmed. The verify is accomplished with $\overline{G}V_{PP}$ at V_{IL} . Data should be verified with t_{ELQV} after the falling edge of \overline{E} .

2.9 On-Board programming

The M27V322 can be directly programmed in the application circuit. See the relevant Application Note AN620.

Device operation M27V322

2.10 Electronic Signature

The Electronic Signature (ES) mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment to automatically match the device to be programmed with its corresponding programming algorithm. The ES mode is functional in the 25°C \pm 5°C ambient temperature range that is required when programming the M27V322. To activate the ES mode, the programming equipment must force 11.5V to 12.5V on address line A9 of the M27V322, with $V_{PP} = V_{CC} = 5V$. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from V_{IL} to V_{IH} . All other address lines must be held at V_{II} during Electronic Signature mode.

Byte 0 (A0 = V_{IL}) represents the manufacturer code and byte 1 (A0 = V_{IH}) the device identifier code. For the STMicroelectronics M27V322, these two identifier bytes are given in *Table 3* and can be read-out on outputs Q0 to Q7.

2.11 Erasure operation (applies to UV EPROM)

The erasure characteristics of the M27V322 is such that erasure, begins when the cells are exposed to light with wavelengths shorter than approximately 4000 Å. It should be noted that sunlight and some type of fluorescent lamps have werelengths in the 3000-4000 Å range. Research shows that constant exposure to repur level fluorescent lighting could erase a typical M27V322 in about 3 years, while it would take approximately 1 week to cause erasure when exposed to direct sunlique. It the M27V322 is to be exposed to these types of lighting conditions for extended periods of time, it is suggested that opaque labels be put over the M27V322 window to prevent unintentional erasure. The recommended erasure procedure for M27V322 is exposure to short wave ultraviolet light which has a wavelength of 2537 Å. The long rated dose (i.e. UV intensity x exposure time) for erasure should be a minimum of 30 Vv-sec/cm². The erasure time with this dosage is approximately 30 to 40 minutes using an ultraviolet lamp with 12000 µW/cm² power rating. The M27V322 should be placed within 2.5cm (1 inch) of the lamp tubes during the erasure. Some lamps have a filter on their tubes which should be removed before erasure.

Table 2. Operating modes⁽¹⁾

Mode	Ē	$\overline{G}V_{PP}$	А9	Q15-Q0
Read	V _{IL}	V_{IL}	Х	Data Out
Output Disable	V _{IL}	V _{IH}	Х	Hi-Z
Program	V _{IL} Pulse	V _{PP}	Х	Data In
Program Inhibit	V _{IH}	V _{PP}	Х	Hi-Z
Standby	V _{IH}	Х	Х	Hi-Z
Electronic Signature	V _{IL}	V _{IL}	V _{ID}	Codes
	Read Output Disable Program Program Inhibit Standby		Read V _{IL} V _{IL} Output Disable V _{IL} V _{IH} Program V _{IL} Pulse V _{PP} Program Inhibit V _{IH} V _{PP} Standby V _{IH} X	Read V _{IL} V _{IL} X Output Disable V _{IL} V _{IH} X Program V _{IL} Pulse V _{PP} X Program Inhibit V _{IH} V _{PP} X Standby V _{IH} X X

^{1.} $X = V_{IH}$ or V_{IL} , $V_{ID} = 12V \pm 0.5V$.

Table 3. Electronic signature⁽¹⁾

Identifier	Α0	Q7	Q6	Q5	Q4	Q3	Q2	Q1	Q0	Hex Data
Manufacturer's Code	V_{IL}	0	0	1	0	0	0	0	0	20h
Device Code	V_{IH}	0	0	1	1	0	1	0	0	34h

^{1.} Outputs Q15-Q8 are set to '0'.

M27V322 Maximum rating

Maximum rating 3

Stressing the device above the rating listed in the Absolute Maximum Ratings table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

Table 4. Absolute maximum ratings

Symbol	Parameter	Value	Unit
T _A	Ambient Operating Temperature ⁽¹⁾	-40 to 125	ŝ
T _{BIAS}	Temperature Under Bias	-50 to 125	°C
T _{STG}	Storage Temperature	−60 to 150	°C
V _{IO} ⁽²⁾	Input or Output Voltage (except A9)	-2 to 7	V
V _{CC}	Supply Voltage	–2 to 7	V
V _{A9} ⁽²⁾	A9 Voltage	−2 to 13.5	V
V _{PP}	Program Supply Voltage	-2 to 14	V

^{1.} Depends on range.

Latis = 0.5 / with parties V₁₀ ± 4.5V with Minimum DC voltage on Input or Output is -0.5 / % h possible undershoot to -2.0V for a period less than 20ns. Maximum DC voltage on Output is V_{CC} +7.5V with possible overshoot to V_{CC} +2V for a period less


4 DC and AC parameters

This section summarizes the operating and measurement conditions, and the DC and AC characteristics of the device. The parameters in the DC and AC Characteristic tables that follow are derived from tests performed under the Measurement Conditions summarized in the relevant tables. Designers should check that the operating conditions in their circuit match the measurement conditions when relying on the quoted parameters.


Table 5. AC measurement conditions

	High Speed	Standard
Input Rise and Fall Times	≤10ns	⊴ 0ns
Input Pulse Voltages	0 to 3V	0.4V to 2.4v
Input and Output Timing Ref. Voltages	1.5V	0.3\' and 2V

Figure 4. AC testing input output waveform



AC testing load circuit Figure 5.



Capacitance^{(1) (2)} Table 6.

Table	6. Capacitance ^{(1) (2)}		SI.		(5)
Syr	mbol Parameter	Test Condition	Min	Max	Unit
C	Input Capacitance	$V_{IN} = 0V$	24	10	pF
Co	Output Capacitance	V _O J₁ = 0V		12	pF
	= 25 °C, f = 1 MHz inpled only, not 100% tested.	Obsole			

577

Read mode DC characteristics⁽¹⁾ (2) Table 7.

Symbol	Parameter	Test Condition	Min	Max	Unit
I _{LI}	Input Leakage Current	0V ≤V _{IN} ≤V _{CC}		±1	μΑ
I _{LO}	Output Leakage Current	0V ≤V _{OUT} ≤V _{CC}		±10	μΑ
I _{CC}	Supply Current	$\overline{E} = V_{IL}, \overline{G}V_{PP} = V_{IL},$ $I_{OUT} = 0mA, f = 5MHz$		30	mA
I _{CC1}	Supply Current (Standby) TTL	E = V _{IH}		1	mA
I _{CC2}	Supply Current (Standby) CMOS	Ē > V _{CC} − 0.2V		60	μA
I _{PP}	Program Current	$V_{PP} = V_{CC}$		10, 6	Au
V _{IL}	Input Low Voltage		-0.6	0.2V _{CC}	V
V _{IH} ⁽³⁾	Input High Voltage		0.7V _{CC}	V _{(,C} + 0.5	V
V _{OL}	Output Low Voltage	I _{OL} = 2.1mA	10	0.4	V
V _{OH}	Output High Voltage TTL	$I_{OH} = -400 \mu A$	2.4	* (5	V

- 1. $T_A = -40 \text{ to } 85 \text{ °C or } 0 \text{ to } 70 \text{ °C}; V_{CC} = 3.3 \text{V} \pm 10\%; V_{PP} = V_{CC}$
- 2. V_{CC} must be applied simultaneously with or before V_{PP} and resolved simultaneously or after V_{PP} .
- 3. Maximum DC voltage on Output is V_{CC} +0.5V.

Programming mode DC υλεταστεristics⁽¹⁾ (2) Table 8.

	Symbol	Parameter	Test Condition	Min	Max	Unit
	I _{LI}	Input Leakage Current	$V_{IL} \leq V_{IN} \leq V_{IH}$		±10	μΑ
	I _{CC}	Supply Current	202		50	mA
	I _{PP}	Program Current	$\overline{E} = V_{IL}$		50	mA
	V _{IL}	Input '.cw Voltage		-0.3	0.8	V
	V _{IH}	Input High Voltage		2.4	V _{CC} + 0.5	V
	YCL	Output Low Voltage	I _{OL} = 2.1mA		0.4	V
	V _{OH}	Output High Voltage TTL	I _{OH} = -2.5mA	3.5		V
1050.	V _{ID}	A9 Voltage		11.5	12.5	V
Obsole	A	5 °C; V_{CC} = 6.25V ± 0.25V; V_{PP} = 1: ust be applied simultaneously with c		imultaneou	isly or after V _{PP} .	




Figure 6. Read mode AC waveforms

Read mode AC characteristics⁽¹⁾ (2) Table 9.

						0	M.27	M-27 V322			
	Symbol Alt		Parameter	Test Condition	1.70 ⁽³ ,		-120		-150		Unit
				7/6	Min	Max	Min	Max	Min	Max	
	t _{AVQV}	t _{ACC}	Address Valid to Output Valid	<u>[-</u> - _{V_{IL}} , <u>-</u> - _{V_{IL}}		100		120		150	ns
	t _{ELQV}	t _{CE}	Chip Enable Low to Outp vit Valid	$\overline{G} = V_{IL}$	X.C	100		120		150	ns
	t _{GLQV}	t _{OE}	Output Enaide Lcw to Output Yaid	$\overline{\overline{E}} = V_{IL}$		50		60		60	ns
	t _{EHQZ} ⁽⁴⁾	t _{DF}	Chip Enable High to Output	$\overline{G} = V_{IL}$	0	45	0	50	0	50	ns
	t _{GHQZ} (4)	t _{DF}	Output Enable High to Output Hi-Z	$\overline{E} = V_IL$	0	45	0	50	0	50	ns
2/6	AXQX	t _{OH}	Address Transition to Output Transition	$\overline{E} = V_{IL},$ $\overline{G} = V_{IL}$	5		5		5		ns
1050.	1. T _A = -4	10 to 85	5 °C or 0 to 70 °C; $V_{CC} = 3.3V \pm 1$	0%; V _{PP} = V _{CC}							
			applied simultaneously with or bef	* *	oved s	simultai	neous	y or aft	er V _{PF}	•	
			ed with High Speed measurement	conditions.							
	4. Sample	ed only,	, not 100% tested.								
0050.											




Figure 7. Margin mode AC waveforms

1. A8 High level = 5V; A9 High level = 12V.

Margin mode AC characteristics⁽¹⁾ (2) Table 10.

	Symbol	Alt	Parameter	Test Condition	Min	Max	Unit
	t _{A9HVPH}	t _{AS9}	V _{\19} Կiვი to V _{PP} High		2		μs
	t _{VPHEL}	t _{\ PS}	PP High to Chip Enable Low		2		μs
	t _{A10HL} u	t _{AS10}	V _{A10} High to Chip Enable High (Set)		1		μs
	t,v;o'.EH	t _{AS10}	V _{A10} Low to Chip Enable High (Reset)		1		μs
16	t _{EXA10X}	t _{AH10}	Chip Enable Transition to V _{A10} Transition		1		μs
: 20,	t _{EXVPX}	t _{VPH}	Chip Enable Transition to V _{PP} Transition		2		μs
002	t _{VPXA9X}	t _{AH9}	V _{PP} Transition to V _{A9} Transition		2		μs
Obsoli			= $6.25V \pm 0.25V$; $V_{PP} = 12V \pm 0.25V$ blied simultaneously with or before V_{PP} and remo	oved simultaneou	usly or afte	er V _{PP} .	




Figure 8. **Programming and Verify modes AC waveforms**

1. $\overline{\mathsf{BYTE}} = \mathsf{V}_{\mathsf{IH}}$.

Programming mode AC characteristics (1) (2) Table 11.

	Symbol	Alt	Parameth	Test Condition	Min	Max	Unit
	t _{AVEL}	t _{AS}	Address Valid to Chip Enable Low		1		μs
	t _{QVEL}	t _{DS}	Input Valid to Chip Enable Low		1		μs
	t _{VCHEL}	t _{VCS}	V _{C ว} High to Chip Enable Low		2		μs
	t _{VPHEL}	t _{OE(i}	Y _P High to Chip Enable Low		1		μs
	t _{VPLVP} ;1	ו'סט'נ 	V _{PP} Rise Time		50		ns
	F_EH	t _{PW}	Chip Enable Program Pulse Width (Initial)		45	55	μs
7/6	t _{EHQX}	t _{DH}	Chip Enable High to Input Transition		2		μs
O,	t _{EHVPX}	t _{OEH}	Chip Enable High to V _{PP} Transition		2		μs
	t _{VPLEL}	t _{VR}	V _{PP} Low to Chip Enable Low		1		μs
\ C	t _{ELQV}	t _{DV}	Chip Enable Low to Output Valid			1	μs
$O_{I_{\mathcal{E}}}$	t _{EHQZ} (3)	t _{DFP}	Chip Enable High to Output Hi-Z		0	130	ns
	t _{EHAX}	t _{AH}	Chip Enable High to Address Transition		0		ns
,	* *		$6.25V \pm 0.25V$; $V_{PP} = 12V \pm 0.25V$ ed simultaneously with or before V_{PP} and remove	ed simultaneous	sly or afte	r V _{PP} .	

^{1.} $T_A = 25 \text{ °C}$; $V_{CC} = 6.25 \text{V} \pm 0.25 \text{V}$; $V_{PP} = 12 \text{V} \pm 0.25 \text{V}$


^{2.} V_{CC} must be applied simultaneously with or before V_{PP} and removed simultaneously or after V_{PP} .

^{3.} Sampled only, not 100% tested.

Package mechanical M27V322

5 Package mechanical

Figure 9. FDIP42W - 42 pin Ceramic Frit-seal DIP, with window (0.315" \times 0.630"), package outline



1. Drawing is not to scale.

Table 12. FDIP42W - 42 pin Ceramic Frit-seal DiF, γιτη window (0.315" × 0.630"), mechanical data

			 	inches		
Symbol		millimeters	703		inches	Γ
,	Тур	Min	Max	Тур	Min	Max
А			5.72	0		0.225
A1		0.51	1.40	•	0.020	0.055
A2	(C)	3.91	4.57		0.154	0.180
A3	90.	3.89	4.50		0.153	0.177
В	0	0.41	0.56		0.016	0.022
B.;	1.45	(2)	_	0.057	-	_
K C C	1,10	0.23	0.30		0.009	0.012
D	~O.A.	54.41	54.86		2.142	2.160
D2	50.80	_	_	2.000	-	_
E	15.24	_	_	0.600	_	_
E1		14.50	14.90		0.571	0.587
е	2.54	_	_	0.100	-	_
eA	14.99	_	_	0.590	-	_
eB		16.18	18.03		0.637	0.710
L		3.18	4.10		0.125	0.161
S		1.52	2.49		0.060	0.098
K	8.00	_	_	0.315	_	_
K1	16.00	_	_	0.630	_	_
α		4°	11°		4°	11°
N		42			42	

M27V322 Package mechanical

PDIP

Figure 10. PDIP42 - 42 pin Plastic DIP, 600 mils width, package outline

1. Drawing is not to scale.

Table 13. PDIP42 - 42 pin Plastic DIP, 600 mils width, package mechanical data

	Sumbal	millimeters			inches		
	Symbol	Тур	Min	Max	ליִע	Min	Max
	А		_	5.08	6	100	0.200
	A1		0.25	W5	O	0.010	_
	A2		3.56	4.06	40,	0.140	0.160
	В		0.38	0.53	S	0.015	0.021
	B1		1?7	1.65		0.050	0.065
	С	(C)	0.20	0.36		0.008	0.014
	D	90	52.20	52.71		2.055	2.075
	D2	50.80	G	_	2.000	_	_
	E	15.24	6	_	0.600	_	_
\ C	E1	4170	13.59	13.84		0.535	0.545
-0/6	e1	2.54	_	_	0.100	_	_
205	eA	14.99	_	_	0.590	_	_
96	еВ		15.24	17.78		0.600	0.700
16	L		3.18	3.43		0.125	0.135
, c0'	S		0.86	1.37		0.034	0.054
002	α		0°	10°		0°	10°
	N		42			42	

Package mechanical M27V322

Figure 11. SDIP42 - 42 pin Shrink Plastic DIP, 600 mils width, package outline

1. Drawing is not to scale.


Table 14. SDIP42 - 42 lead Shrink Plastic DIP, 600 mils vidth, package mechanical data

		data		<u> </u>				
	Cumbal	millimeters			inches			
	Symbol	Тур	Min	Niax	Тур	Min	Max	
	Α			5.08	*6,		0.200	
	A1		0.51		S	0.020		
	A2	3.81	3.05	4.57	0.150	0.120	0.180	
	b	0.46	0.38	0.56	0.018	0.015	0.022	
	b2	1.02	0.89	1.14	0.040	0.035	0.045	
	6	0.25	0.23	0.38	0.010	0.009	0.015	
	D	36.83	36.58	37.08	1.450	1.440	1.460	
10	D2	35.60	_	_	1.402	_	_	
	е	1.78	_	_	0.070	_	-	
005	E		15.24	16.00		0.600	0.630	
Ob	X 0E1	13.72	12.70	14.48	0.540	0.500	0.570	
7/6	eA	15.24			0.600			
1000	eB			18.54			0.730	
002	L	3.30	2.54	3.56	0.130	0.100	0.140	
	S	0.64			0.025			
	N		42			42		

M27V322 Part numbering

6 Part numbering

Table 15. Ordering information scheme



1 = 0 to 70 °C

 $6 = -40 \text{ to } 85 \,^{\circ}\text{C}$

1. High Speed, see AC Characteristics section for further information.

For a list of available options (Speed, Package, etc.) or for further information on any aspect of this device, please contact the STMicroelectronics Sales Office nearest to you.

Revision history M27V322

7 Revision history

Table 16. Document revision history

	Date	Revision	Revision Details
	July 1999	0.1	First Issue
	02/09/00	1	Programming Flowchart changed (<i>Figure 3</i>) PRESTO III Programming Algorithm paragraph changed FDIP42W Package Dimension, L Max added (<i>Table 12</i>)
	03/01/01	2	SDIP42 Package added (Figure 11, Table 14)
	22-May-2006	3	Document converted to new template (sections added, information moved). Packages are ECOPACK® compliant. SDIP42 package specifications updated (see <i>Table 14</i> and <i>Figure 11</i>).
Obsole Obsole	te Pro	oding	ils) obsolete Productis)

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsultaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and ser rices described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property lights is granted under this document. If any part of this document refers to any third party products or services it shall not be depined a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USF AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, F'I NEGS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINCEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED NO RITING BY AN AUTHORIZE REPRESENTATIVE OF ST, ST PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR WARP ALTITOTOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS ON SYSTEMS, WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE.

Resale cf. 21 products with provisions different from the statements and/or technical features set forth in this document shall immediately void any mananty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2006 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

