

## LIS202DL

MEMS motion sensor

2-axis - ±2g/±8g smart digital output "piccolo" accelerometer

### **Features**


- 2.16 V to 3.6 V supply voltage
- 1.8 V compatible IOs
- <1 mW power consumption
- ±2g/±8g dynamically selectable Full-Scale
- I<sup>2</sup>C/SPI digital output interface
- Programmable interrupt generator
- Click and double click recognition
- Embedded high pass filter
- Embedded self test
- 10000g high shock survivability
- ECOPACK® RoHS and "Green" compliant (see Section 9)

## **Description**

The LIS202DL is an ultra compact !cw-power two axes linear accelerometer belonging to the "piccolo" family of ST motion sensors. It includes a sensing element and all IC interface able to provide the measured acceleration to the calernal world through I<sup>2</sup>C/SF! serial interface.

The sensing element, capable of detecting the acceleration, is manufactured using a dedicated process developed by ST to produce inertial censors and actuators in silicon.

The IC interface is manufactured using a CMOS process the callows to design a dedicated circuit which is trimmed to better match the sensing siement characteristics.



The LIS202DL has a mamically user selectable full scales of 23/2Bg and it is capable of measuring accelerations with an output data rate of 100 Hz or 400 Hz.

A self-test capability allows the user to check the functioning of the sensor in the final application.

The device may be configured to generate inertial wake-up interrupt signals when a programmable acceleration threshold is crossed at least in one of the two axes. Thresholds and timing of interrupt generators are programmable by the end user on the fly.

The LIS202DL is available in plastic Thin Land Grid Array package (TLGA) and it is guaranteed to operate over an extended temperature range from -40°C to +85°C.

The LIS202DL belongs to a family of products suitable for a variety of applications:

- Motion activated functions
- Gaming and Virtual Reality input devices
- Vibration monitoring and compensation

Table 1. Device summary

Order code	Temp range, ° C	Package	Packing
LIS202DL	-40 to +85	LGA	Tray
LIS202DLTR	-40 to +85	LGA	Tape and reel

Contents LIS202DL

## **Contents**

1	Bloc	ck diagram and pin description	6
	1.1	Block diagram	6
	1.2	Pin description	6
2	Mecl	hanical and electrical specifications	8
	2.1	Mechanical characteristics	8
	2.2	Electrical characteristics	9
	2.3	Communication interface characteristics	10
		2.3.1 SPI - Serial Peripheral Interface	10
		2.3.2 I2C - Inter IC control interface	
	2.4	2.3.2 I2C - Inter IC control interface	
	2.5	Terminology	13
		2.5.1 Sensitivity	13
		2.5.2 Zero-g level	13
		2.5.3 Self test	13
		2.5.4 Click and dcuble click recognition	
		,(5) , 50	
3	Fund	ctionality	14
	3.1	Sensing element	14
	3.2	IC interface	14
	3.3	Factory calibration	14
	10,10	4010	
4	Appl	lication hints	15
102	4.1	Soldering information	15
_	Store		4.0
5		tal interfaces	16
MS)	5.1	I2C serial interface	
) \		5.1.1 I2C operation	
	5.2	SPI bus interface	
		5.2.1 SPI read	
		5.2.2 SPI write	
		5.2.3 SPI read in 3-wires mode	21

LIS202DL Contents

6	Regi	ster mapping	22
7	Regi	ster description	23
	7.1	WHO_AM_I (0Fh)	23
	7.2	CTRL_REG1 (20h)	23
	7.3	CTRL_REG2 (21h)	24
	7.4	CTRL_REG3 [Interrupt CTRL register] (22h)	25
	7.5	HP_FILTER_RESET (23h)	26
	7.6	STATUS_REG (27h)	26
	7.7	OUT_X (29h)	26
	7.8	OUT_Y (2Bh)	26
	7.9	WU_CFG_1 (30h)	27
	7.10	WU_SRC_1 (31h)	27
	7.11	WU_THS_1 (32h)	28
	7.12	WU_DURATION_1 (33h)	28
	7.13	WU_CFG_2 (34h)	29
	7.14	WU_SRC_2 (35h)	29
	7.15	WU_THS_2 (36h)	30
	7.16	WU_DURATIC \( \( \)_ 2 (37h)	30
8	Typic	cal performance characteristics	31
	8.1	Nechanical characteristics at 25°C	31
	8.2	Mechanical characteristics derived from measurement in the -40°C to +85 temperature range	
3	8.3	Electro-mechanical characteristics at 25°C	33
9	Pack	age information	34
10	Revis	sion history	35

List of figures LIS202DL

## **List of figures**

Figure 1.	Block diagram	6
Figure 2.	Pin connection	6
Figure 3.	SPI Slave Timing Diagram	. 10
Figure 4.	I2C Slave Timing Diagram	. 11
Figure 5.	LIS202DL electrical connection	. 15
Figure 6.	Read & write protocol	
Figure 7.	SPI read protocol	
Figure 8.	Multiple bytes SPI read protocol (2 bytes example)	. 20
Figure 9.	SPI write protocol	. 20
Figure 10.	Multiple bytes SPI write protocol (2 bytes example)	. 21
Figure 11.	SPI read protocom 3-wires model	
Figure 12.	X axis Zero-g level at 2.5 V	. 31
Figure 13.	X axis sensitivity at 2.5 V	31
Figure 14.	Y axis Zero-g level at 2.5 V	. 31
Figure 15.	Y axis sensitivity at 2.5 V	. 31
Figure 16.	X axis Zero-g level change vs. temperature at 2.5 V	1. 32
Figure 17.	X axis sensitivity change vs. temperature at 2.5 V	. 32
Figure 18.	Y axis Zero-g level change vs. temperature at 2.5 V	. 32
Figure 19.	Y axis sensitivity change vs. temperature at 2.5 V	. 32
Figure 20.	Current consumption in normal mode at 2.5 V	. JJ
Figure 21.	LGA 14: machanical data 8 nackago dim y sions	
rigure 22.	LGA 14: mechanical data & package dim risions	. 04
Obsole obsole	Y axis zero-g level change vs. temperature at 2.5 V Y axis sensitivity change vs. temperature at 2.5 V Current consumption in normal mode at 2.5 V Current consumption in power down mode at 2.5 V LGA 14: mechanical data & package dimensions	
Oh		

LIS202DL List of tables


## List of tables

Table 1.	Device summary	1
Table 2.	Pin description	7
Table 3.	Mechanical characteristics	8
Table 4.	Electrical characteristics	9
Table 5.	SPI Slave Timing Values	
Table 6.	I2C Slave Timing Values	
Table 7.	Absolute maximum ratings	. 12
Table 8.	Serial interface pin description	. 16
Table 9.	Serial interface pin description	. 16
Table 10.	SAD+Read/Write patterns	. 17
Table 11.	Transfer when master is writing one byte to slave:	. 17
Table 12.	Transfer when master is writing multiple bytes to slave:	. 17
Table 13.	Transfer when master is receiving (reading) one byte of data from $slave: \dots \dots$	. 18
Table 14.	Transfer when master is receiving (reading) multiple bytes of data from s ave:	. 18
Table 15.	Register address map	. 22
Table 16.	Register (0Fh)	. 23
Table 17.	Register (20h)	. 23
Table 18.	Register description (20h)	. 23
Table 19.	Register (21h)	. 24
Table 20.	Register description (21h)	. 24
Table 21.	Truth table (21h)	. 25
Table 22.	Register (22h)	. 25
Table 23.	Register (0Fh) Register (20h) Register description (20h) Register (21h) Register description (21h) Truth table (21h) Register (22h) Register description (22h) Truth table (22h) Register (27h) Register description (27h)	. 25
Table 24.	Truth table (22h)	. 25
Table 25.	Register (27h)	. 26
Table 26.	Register (27h) Register (29h) Register (2Bh)	. 26
Table 27.	Register (29h)	. 26
Table 28.	Register (2Bh).	. 26
Table 29.	Pogistor (3/1)	27
Table 30.	Register description (30h)	. 27
Table 31.	He u ster (31h)	. 27
Table 32.	Register description (31h)	
Table 33.	Register (32h)	
Tahle 34.	Register description (32h)	
ັ aໂກໄລ 36.	Register description (33h)	
Table 37.	Register (34h)	
Table 38.	Register description (34h)	
Table 39.		. 29
Table 40.	Register description (35h)	
Table 41.	Register (36h)	. 30
Table 42.	Register description (36h)	
Table 43.	Register (37h)	
Table 44.	Register description (37h)	
Table 45.	Document revision history	. 35

## 1 Block diagram and pin description

## 1.1 Block diagram

Figure 1. Block diagram



## 1.2 Pin description

Figure 2. Pin connection




Table 2. Pin description

	Pin#	Name	Function
	1	Vdd_IO	Power supply for I/O pins
	2	GND	0V supply
	3	Reserved	Connect to Vdd
	4	GND	0V supply
	5	GND	0V supply
	6	Vdd	Power supply
	7	CS	SPI enable I <sup>2</sup> C/SPI mode selection (1: I <sup>2</sup> C mode; 0: SPI enabled)
	8	INT 1	Inertial interrupt 1
	9	INT 2	Inertial interrupt 2
	10	GND	0V supply
	11	Reserved	Connect to Gnd
	12	SDO	SPI Serial Data Output I <sup>2</sup> C less significant b.t.of the device address
	13	SDA SDI SDO	I <sup>2</sup> C Serial Data (SDA) SPI Serial Da a Input (SDI) 3-wire Interface Serial Data Output (SDO)
	14	SCL SPC	1 <sup>2</sup> C Serial Clock (SCL) 3PI Serial Port Clock (SPC)
Obsole Obsole	te Pro	ductle	

## 2 Mechanical and electrical specifications

### 2.1 Mechanical characteristics

(All the parameters are specified @ Vdd=2.5 V, T = 25°C unless otherwise noted)

Table 3. Mechanical characteristics<sup>(1)</sup>

Symbol	Parameter	Test conditions	Min.	Typ. <sup>(2)</sup>	Max.	Unit
FS	Measurement range <sup>(3)</sup>	FS bit set to 0	±2.0	±2.3		
F3	weasurement range.	FS bit set to 1	±8.0	±9.2		g
So	Sensitivity	FS bit set to 0	16.2	18	19.8	tag/digit
30	Sensitivity	FS bit set to 1	64.8	72	79.2	rng/digit
TCSO	Sensitivity change vs temperature	FS bit set to 0		±0.01		%/°C
TyOff	Typical zero-g level offset	FS bit set to 0		±40	- * \	mg
TyOn	accuracy <sup>(4),(5)</sup>	FS bit set to 1	10	±60	100	mg
TCOff	Zero-g level change vs temperature	Max delta from 25°C		±0.5	,	mg/°C
	Self test output	FS bit set to 0 STP bit use 1 X axis Vud=2.1 6V to 3. 6V	-32		-3	LSb
Vst	change <sup>(6),(7),(8)</sup>	STP bit set to 0 STP bit used Y axis Vdd=2.16V to 3.6V	3		32	LSb
BW	System bandwidth <sup>(9)</sup>			ODR/2		Hz
Тор	Operating temperature range		-40		+85	°C
W'ı	Product weight			30		mgram

- 1. The product is factory calibrated at 2.5V. The device can be used from 2.16 V to 3.6 V
- 2. Typical specifications are not guaranteed
- 3. Verified by wafer level test and measurement of initial offset and sensitivity
- 4. Typical zero-g level offset value after MSL3 preconditioning
- 5. Offset can be eliminated by enabling the built-in high pass filter
- 6. If STM bit is used values change in sign for all axes
- 7. Self Test output changes with the power supply. Self test "output change" is defined as OUTPUT[LSb]<sub>(Self-test bit on ctrl\_reg1=1)</sub> -OUTPUT[LSb]<sub>(Self-test bit on ctrl\_reg1=0)</sub>. 1LSb=4.6g/256 at 8bit representation, ±2.3g Full-Scale
- 8. Output data reach 99% of final value after 3/ODR when enabling Self-Test mode due to device filtering
- 9. ODR is output data rate. Refer to table 3 for specifications

#### 2.2 **Electrical characteristics**

(All the parameters are specified @ Vdd=2.5V, T= 25°C unless otherwise noted)

Electrical characteristics<sup>(1)</sup> Table 4.

Symbol	Parameter	Test conditions	Min.	Typ. <sup>(2)</sup>	Max.	Unit
Vdd	Supply voltage		2.16	2.5	3.6	V
Vdd_IO	I/O pins Supply voltage <sup>(3)</sup>		1.71		Vdd+0.1	V
ldd	Supply current	T = 25°C, ODR=100 Hz		0.3	0.4	mA
IddPdn	Current consumption in power-down mode	T = 25°C		1	5	μА
VIH	Digital high level input voltage		0.8*Vdd _IO		, ctl	V
VIL	Digital low level input voltage			10°C	0.2*Vdd _IO	V
VOH	High level output voltage		0.9*Va\1 _i\0		, cil	<b>3</b> <sub>v</sub>
VOL	Low level output voltage	-019		:00	0.1*Vdd _IO	٧
ODR	Output data rate	DR=0		100		Hz
ODA	Output data rate	DR=1	*6)	400		112
BW	System bandwidth <sup>(4)</sup>	1	3	ODR/2		Hz
Ton	Turn-on time <sup>(5)</sup>	(5) 60'		3/ODR		s
Тор	Operating temperature range	., 00,	-40		+85	°C

<sup>1.</sup> The product is factory calibrater at 2.5 V. The device can be used from 2.16V to 3.6V

<sup>2.</sup> Typical specification are roliquiaranteed

It is possible to remark Vdu maintaining Vdd\_IO without blocking the communication busses, in this condition the measurement chain is powered off.

<sup>.</sup> เร recrisncy ro ว.ปร.n valid data 5. Time to outsin valid data after exiting Power-Down mode

### 2.3 Communication interface characteristics

## 2.3.1 SPI - Serial Peripheral Interface

Subject to general operating conditions for Vdd and top.

Table 5. SPI Slave Timing Values

Complete	Parameter	Value <sup>(1)</sup>		Unit
Symbol	Parameter	Min	Max	Offit
tc(SPC)	SPI clock cycle	100		ns
fc(SPC)	SPI clock frequency		10	MH.z
tsu(CS)	CS setup time	5	C	
th(CS)	CS hold time	8	70/0	
tsu(SI)	SDI input setup time	5	O <sub>O</sub> ,	
th(SI)	SDI input hold time	15		ns
tv(SO)	SDO valid output time	×6,	50	
th(SO)	SDO output hold time	6	00,0	
tdis(SO)	SDO output disable time	01	50	

<sup>1.</sup> Values are guaranteed at 10 MHz clock frequency for SPI with he'th 4 and 3 wires, based on characterization results, not tested in production

CS (3) (3) SPC (3) (3) LSB IN SUI (3) MSB IN (3)  $t_{dis(SO)}$ MSB OUT LSB OUT (3) -SDO - (3)

Figure 3. SPI Slave Timing Diagram<sup>(a)</sup>

3. When no communication is on-going, data on CS, SPC, SDI and SDO are driven by internal pull-up resistors

a. Measurement points are done at 0.2-Vdd\_IO and 0.8-Vdd\_IO, for both Input and Output port

## 2.3.2 I<sup>2</sup>C - Inter IC control interface


Subject to general operating conditions for Vdd and Top.

Table 6. I<sup>2</sup>C Slave Timing Values

Symbol	Parameter	I <sup>2</sup> C Standard mode <sup>(1)</sup>		I <sup>2</sup> C Fast	Unit		
Symbol	Farameter	Min Max		Min	Max	O.IIIC	
f <sub>(SCL)</sub>	SCL clock frequency	0	100	0	400	KHz	
t <sub>w(SCLL)</sub>	SCL clock low time	4.7		1.3			
t <sub>w(SCLH)</sub>	SCL clock high time	4.0		0.6		μs	
t <sub>su(SDA)</sub>	SDA setup time	250		100	*(5	ns	
t <sub>h(SDA)</sub>	SDA data hold time	0	3.45 <sup>(2)</sup>	0 ,	( 9 <sup>(2)</sup>	μs	
t <sub>r(SDA)</sub> t <sub>r(SCL)</sub>	SDA and SCL rise time		1000	20 + 0.1C <sub>1</sub> , <sup>(3)</sup>	300	ns	
t <sub>f(SDA)</sub> t <sub>f(SCL)</sub>	SDA and SCL fall time		300	20 ¬ 5.1C <sub>b</sub> <sup>(3)</sup>	300	115	
t <sub>h(ST)</sub>	START condition hold time	4	ioi	0.6	11/000		
t <sub>su(SR)</sub>	Repeated START condition setup time	4.7	30/10	0.6	),		
t <sub>su(SP)</sub>	STOP condition setup time		) -	0.6		μs	
t <sub>w(SP:SR)</sub>	Bus free time between STOP and START condition	4.7	7/6]	1.3			

- 1. Data based on standard I2C protocol requirement, not tested in production
- 2. A device must internally provide an hold time of at least 300 ns for the SDA signal (referred to VIHmin of the SCL signal) to bridge the undefined region of the tollir g edge of SCL
- 3. Cb = total capacitance of or a bus line, in pF

Figure 4. I<sup>2</sup>C Slave Timing Diagram (b)



b. Measurement points are done at 0.2·Vdd\_IO and 0.8·Vdd\_IO, for both port


## 2.4 Absolute maximum ratings

Stresses above those listed as "absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device under these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Table 7. Absolute maximum ratings

Symbol	Ratings	Maximum Value	Unit
Vdd	Supply voltage	-0.3 to 6	V
Vdd_IO	I/O pins supply voltage	-0.3 to 6	V
Vin	Input voltage on any control pin (CS, SCL/SPC, SDA/SDI/SDO)	-0.3 to Vdd_IO +0.3	5
A <sub>POW</sub>	Acceleration (crus prins provinged V/dd Q 5 V)	3000g for 0.5 ms	
	Acceleration (any axis, powered, Vdd=2.5 V)	10000g for 0.1 ms	
	A collegation (care ordinates announced)	პე00g for 0.5 ms	5)
A <sub>UNP</sub>	Acceleration (any axis, unpowered)	10000g for 0.1 ms	
T <sub>OP</sub>	Operating temperature range	-40 to +85	°C
T <sub>STG</sub>	Storage temperature range	-40 to +125	°C
	000	4.0 (HBM)	kV
ESD	Electrostatic discharge protection	200 (MM)	V
	16) -010	1500 (CDM)	V

Note: Supply voltage on any pin should never exceed 6.0 V



### 2.5 Terminology

### 2.5.1 Sensitivity

Sensitivity describes the gain of the sensor and can be determined e.g. by applying 1g acceleration to it. As the sensor can measure DC accelerations this can be done easily by pointing the axis of interest towards the center of the earth, noting the output value, rotating the sensor by 180 degrees (pointing to the sky) and noting the output value again. By doing so,  $\pm 1g$  acceleration is applied to the sensor. Subtracting the larger output value from the smaller one and dividing the result by 2 leads to the actual sensitivity of the sensor. This value changes very little over temperature and also time. The Sensitivity Tolerance describes the range of Sensitivities of a large population of sensors.

### 2.5.2 Zero-g level

Zero-g level Offset (TyOff) describes the deviation of an actual output signal from the ideal output signal if no acceleration is present. A sensor in a steady state on a rolizontal surface will measure 0g in X axis and 0g in Y axis. The output is ideally in the middle of the dynamic range of the sensor (content of OUT registers 00h, data express ed as 2's complement number). A deviation from ideal value in this case is called Zero-g offset. Offset is to some extent a result of stress to MEMS sensor and therefore the offset can slightly change after mounting the sensor onto a printed circuit board or exposing it to extensive mechanical stress. Offset changes little over temperature, see "Zero-g level change vs. temperature". The Zero-g level tolerance (TyOff) describes the Standard Deviation of the range of Zero-g levels of a population of sensors.

#### 2.5.3 Self test

Self Test allows to check the censor functionality without moving it. The Self Test function is off when the self-test bit of ctrl\_reg1 (control register 1) is programmed to '0'. When the self-test bit of ctrl\_reg1 is programmed to '1' an actuation force is applied to the sensor, simulating a delinite input acceleration. In this case the sensor outputs will exhibit a change in their DC levels which are related to the selected full scale through the device sensitivity. When Self Test is activated, the device output level is given by the algebric sum of the signals produced by the acceleration acting on the sensor and by the electrostatic test-force. It the output signals change within the amplitude specified inside *Table 3*, then the sensor is working properly and the parameters of the interface chip are within the defined specifications.

### 2.5.4 Click and double click recognition

The click and double click recognition functions help to create man-machine interface with little software overload. The device can be configured to output an interrupt signal on dedicated pin when tapped in any direction.

For additional information contact your sales office.

Functionality LIS202DL

## 3 Functionality

The LIS202DL is an ultracompact, low-power, digital output 2-axis linear accelerometer packaged in a LGA package. The complete device includes a sensing element and an IC interface able to take the information from the sensing element and to provide a signal to the external world through an I<sup>2</sup>C/SPI serial interface.

## 3.1 Sensing element

A proprietary process is used to create a surface micro-machined accelerometer. The technology allows to carry out suspended silicon structures which are attached to the substrate in a few points called anchors and are free to move in the direction of the sensed acceleration. To be compatible with the traditional packaging techniques a can is placed on top of the sensing element to avoid blocking the moving parts during the moving phase of the plastic encapsulation.

When an acceleration is applied to the sensor the proof mass displaces from its nominal position, causing an imbalance in the capacitive half-bridge. This imbalance is measured using charge integration in response to a voltage pulse applied to the capacitor.

At steady state the nominal value of the capacitors are few pF and when an acceleration is applied the maximum variation of the capacitive load is in pF range.

### 3.2 IC interface

The complete measurement chain is composed by a low-noise capacitive amplifier which converts the capacitive envalancing of the MEMS sensor into an analog voltage that is finally available to the user by analog-to-digital converters.

The acceleration cata may be accessed through an I<sup>2</sup>C/SPI interface thus making the device particularly suitable for direct interfacing with a microcontroller.

The LIS 202DL features a Data-Ready signal (RDY) which indicates when a new set of measured acceleration data is available thus simplifying data synchronization in the digital system that uses the device.

The LIS202DL may also be configured to generate an inertial Wake-Up interrupt signal accordingly to a programmed acceleration event along the enabled axes.

## 3.3 Factory calibration

The IC interface is factory calibrated for sensitivity (So) and Zero-g level (TyOff).

The trimming values are stored inside the device in a non volatile memory. Any time the device is turned on, the trimming parameters are downloaded into the registers to be used during the normal operation. This allows to use the device without further calibration.

LIS202DL Application hints

## 4 Application hints




Figure 5. LIS202DL electrical connection

The device core is supplied inrough Vdd line while the I/O pads are supplied through Vdd\_IO line. Power supply decoupling capacitors (100 nF ceramic, 10 µF AI) should be placed as near as possible to the pin 6 of the device (common design practice).

All the voltage and ground supplies must be present at the same time to have proper behavior of the IC (*Figure 5*). It is possible to remove Vdd maintaining Vdd\_IO without blocking the communication busses, in this condition the measurement chain is powered off.

The functionality of the device and the measured acceleration data is selectable and accessible through the I<sup>2</sup>C/SPI interface. When using the I<sup>2</sup>C, CS must be tied high while SDO must be left floating.

The functions, the threshold an the timing of the two interrupt pins (INT 1 and INT 2) can be completely programmed by the user though the  $I^2C/SPI$  interface.

## 4.1 Soldering information

The LGA package is compliant with the ECOPACK, RoHS and "green" sta. Leave pin 1 indicator unconnected during soldering. Land pattern and soldering recommendation are available at www.st.com

**Digital interfaces** LIS202DL

#### **Digital interfaces** 5

The registers embedded inside the LIS202DL may be accessed through both the I<sup>2</sup>C and SPI serial interfaces. The latter may be SW configured to operate either in 3-wire or 4-wire interface mode.

The serial interfaces are mapped onto the same pads. To select/exploit the I<sup>2</sup>C interface, CS line must be tied high (i.e connected to Vdd\_IO).

Table 8.	Serial	interface	pın	description	
					-

Pln name	Pln description
cs	SPI enable I <sup>2</sup> C/SPI mode selection (1: I <sup>2</sup> C mode; 0: SPI enabled)
SCL/SPC	I <sup>2</sup> C Serial Clock (SCL) SPI Serial Port Clock (SPC)
SDA/SDI/SDO	I <sup>2</sup> C Serial Data (SDA) SPI Serial Data Input (SDI) 3-wire Interface Serial Data Output (SLC)
SDO	SPI Serial Data Output (SDO)

#### I<sup>2</sup>C serial interface 5.1

The LIS202DL I<sup>2</sup>C is a bus slave. The I<sup>2</sup>C is employed to write the data into the registers whose content can also be read back.

The relevant I<sup>2</sup>C termology is given in the table below.

Table 9. Serial interface pin description

	ferm	Description
10	ſransmitter	The device which sends data to the bus
	Receiver	The device which receives data from the bus
Ops	Master	The device which initiates a transfer, generates clock signals and terminates a transfer
10	Slave	The device addressed by the master
	Serial DAta line (SE	als associated with the I <sup>2</sup> C bus: the Serial Clock Line (SCL) and the DA). The latter is a bidirectional line used for sending and receiving the

There are two signals associated with the I<sup>2</sup>C bus: the Serial Clock Line (SCL) and the Serial DAta line (SDA). The latter is a bidirectional line used for sending and receiving the data to/from the interface. Both the lines are connected to Vdd\_IO through a pull-up resistor embedded inside the LIS202DL. When the bus is free both the lines are high.

The I<sup>2</sup>C interface is compliant with fast mode (400 kHz) I<sup>2</sup>C standards as well as the normal mode.

LIS202DL Digital interfaces

#### I<sup>2</sup>C operation 5.1.1

The transaction on the bus is started through a START (ST) signal. A START condition is defined as a HIGH to LOW transition on the data line while the SCL line is held HIGH. After this has been transmitted by the Master, the bus is considered busy. The next byte of data transmitted after the start condition contains the address of the slave in the first 7 bits and the eighth bit tells whether the Master is receiving data from the slave or transmitting data to the slave. When an address is sent, each device in the system compares the first seven bits after a start condition with its address. If they match, the device considers itself addressed by the Master.

The Slave ADdress (SAD) associated to the LIS202DL is 001110xb. **SDO** pad can be used to modify less significant bit of the device address. If SDO pad is connected to voltage supply LSb is '1' (address 0011101b) else if SDO pad is connected to ground LSb value is '0' (address 0011100b). This solution permits to connect and address two cifferent accelerometer to the same I<sup>2</sup>C lines.

Data transfer with acknowledge is mandatory. The transmitter must release the SDA line during the acknowledge pulse. The receiver must then pull the data line LOW so that it remains stable low during the HIGH period of the acknowledge clock pulse. A receiver which has been addressed is obliged to generate an acknowledge after each byte of data has been received.

The I<sup>2</sup>C embedded inside the LIS202DL behaves like a slave device and the following protocol must be adhered to. After the start condition (ST) a salve address is sent, once a slave acknowledge (SAK) has been returned, 2.8-bit sub-address will be transmitted: the 7 LSb represent the actual register add ess vitile the MSB enables address auto increment. If the MSb of the SUB field is 1, the SUE (register address) will be automatically incremented to allow multiple data read/write.

The slave address is completed with a Read/Write bit. If the bit was '1' (Read), a repeated START (SR) condition will have to be issued after the two sub-address bytes; if the bit is '0' (Write) the Master vin transmit to the slave with direction unchanged. Table 10 explains how the SAD+Read/Wite bit pattern is composed, listing all the possible configurations.

Table 10. SAD+Read/Write patterns

	Command	SAD[6:1]	SAD[0]	= SDO	R/W		SAD+R/	W	
	Read	001110	C	)	1	0011	1001 (39h	n)	
anso	Write	001110	C	)	0	0011	1000 (38h	1)	
Oh	Read	001110	1		1	0011	1011 (3Bh	٦)	
	Write	001110	1		0	0011	1010 (3Ah	n)	
Table 11. Transfer when master is writing one byte to slave:									
Uh.	Master	ST	SAD + W	SUB		DATA		SP	

Table 11. Transfer when master is writing one byte to slave:

Master	ST	SAD + W		SUB		DATA		SP
Slave			SAK		SAK		SAK	

Table 12. Transfer when master is writing multiple bytes to slave:

Master	ST	SAD + W		SUB		DATA		DATA		SP
Slave			SAK		SAK		SAK		SAK	

Digital interfaces LIS202DL

Table 13. Transfer when master is receiving (reading) one byte of data from slave:

Master	ST	SAD+W		SUB		SR	SAD+R			NMAK	SP
Slave			SAK		SAK			SAK	DATA		

Table 14. Transfer when master is receiving (reading) multiple bytes of data from slave:

Master	ST	SAD + W		SUB		SR	SAD + R			MAK
Slave			SAK		SAK			SAK	DATA	

Master		MAK		NMAK	SP
Slave	DATA		DATA		

Data are transmitted in byte format (DATA). Each data transfer contains 8 bits. The number of bytes transferred per transfer is unlimited. Data is transferred with the Mcs. Significant bit (MSb) first. If a receiver can't receive another complete byte of data until has performed some other function, it can hold the clock line, SCL LOW to force the transmitter into a wait state. Data transfer only continues when the receiver is ready for a nother byte and releases the data line. If a slave receiver doesn't acknowledge the slave address (i.e. it is not able to receive because it is performing some real time function) the data line must be left HIGH by the slave. The Master can then abort the transfer. A LCA to HIGH transition on the SDA line while the SCL line is HIGH is defined as a STOP (SP) condition. Each data transfer must be terminated by the generation of a STOP (SP) condition.

In order to read multiple bytes, it is not cessary to assert the most significant bit of the sub-address field. In other words, SUB(7) must be equal to 1 while SUB(6-0) represents the address of first register to read.


In the presented communication format MAK is Master Acknowledge and NMAK is No Master Acknowledge.

### 5.2 SPI bus interface

The LIS202DL SPI is a bus slave. The SPI allows to write and read the registers of the device.

The serial interface interacts with the outside world with 4 wires: CS, SPC, SDI and SDO.

Figure 6. Read & write protocol



LIS202DL Digital interfaces

> CS is the Serial Port Enable and it is controlled by the SPI master. It goes low at the start of the transmission and goes back high at the end. SPC is the Serial Port Clock and it is controlled by the SPI master. It is stopped high when CS is high (no transmission). SDI and SDO are respectively the Serial Port Data Input and Output. Those lines are driven at the falling edge of SPC and should be captured at the rising edge of SPC.

> Both the Read Register and Write Register commands are completed in 16 clock pulses or in multiple of 8 in case of multiple byte read/write. Bit duration is the time between two falling edges of SPC. The first bit (bit 0) starts at the first falling edge of SPC after the falling edge of CS while the last bit (bit 15, bit 23, ...) starts at the last falling edge of SPC just before the rising edge of CS.

> bit 0: RW bit. When 0, the data DI(7:0) is written into the device. When 1, the data DI(7:0) from the device is read. In latter case, the chip will drive SDO at the start of bit 8.

> bit 1: MS bit. When 0, the address will remain unchanged in multiple read/write commands. When 1, the address will be auto incremented in multiple read/write commands.

bit 2-7: address AD(5:0). This is the address field of the indexed register.

bit 8-15: data DI(7:0) (write mode). This is the data that will be written into the device (MSb first).


bit 8-15: data DO(7:0) (read mode). This is the data 'int will be read from the device (MSb first).

In multiple read/write commands further backs of 8 clock periods will be added. When MS bit is 0 the address used to read/write da'a remains the same for every block. When MS bit is 1 the address used to read/write data is incremented at every block.

The function and the behavior of **SDI** and **SDO** remain unchanged.

#### 5.2.1 SPI read

SF I read protocol Figure 7



The SPI Read command is performed with 16 clock pulses. Multiple byte read command is performed adding blocks of 8 clock pulses at the previous one.

bit 0: READ bit. The value is 1.

bit 1: MS bit. When 0 do not increment address, when 1 increment address in multiple reading.


bit 2-7: address AD(5:0). This is the address field of the indexed register.

Digital interfaces LIS202DL

*bit 8-15*: data DO(7:0) (read mode). This is the data that will be read from the device (MSb first).


bit 16-...: data DO(...-8). Further data in multiple byte reading.

Figure 8. Multiple bytes SPI read protocol (2 bytes example)



### 5.2.2 SPI write

Figure 9. SPI write protocol



The SPI Write con.mand is performed with 16 clock pulses. Multiple byte write command is performed adding blocks of 8 clock pulses at the previous one.

bit 0: W'RITE bit. The value is 0.

 $\mathcal{E}$  it 7:  $\overline{MS}$  bit. When 0 do not increment address, when 1 increment address in multiple writing.


bit 2 -7: address AD(5:0). This is the address field of the indexed register.

*bit 8-15*: data DI(7:0) (write mode). This is the data that will be written inside the device (MSb first).

bit 16-...: data DI(...-8). Further data in multiple byte writing.

LIS202DL **Digital interfaces** 


Figure 10. Multiple bytes SPI write protocol (2 bytes example)



#### 5.2.3 SPI read in 3-wires mode

3-wires mode is entered by setting to 1 bit SIM (SPI Serial Interface Mode selection) in CTRL\_REG2.

Figure 11. SPI read protocoin 3-wires model



The SPI Read command is performed with 16 clock pulses:

bit 0: READ bit. The value is 1.

bit 1: MS bit. When 0 do not increment address, when 1 increment address in multiple

bit 2-7. address AD(5:0). This is the address field of the indexed register.

uata DO(7:0) (read mode). This is the data that first).

Multiple read command is also available in 3-wires mode. ்ப் ச 15: data DO(7:0) (read mode). This is the data that will be read from the device (MSb

Register mapping LIS202DL

## 6 Register mapping

The table given below provides a listing of the 8 bit registers embedded in the device and the related address:

Table 15. Register address map

	Noves	Turne	Register	address	Default	Comment
	Name	Type	Hex	Binary	Default	Comment
	Reserved (do not modify)		00-0E			Reserved
	Who_Am_I	r	0F	000 1111	00111011	Dummy reaiste
	Reserved (do not modify)		10-1F			Tiese:ved
	Ctrl_Reg1	rw	20	010 0000	00000111	1010
	Ctrl_Reg2	rw	21	010 0001	0000(00)	,
	Ctrl_Reg3	rw	22	010 0010	CU000000	*(9)
	HP_filter_reset	r	23	010 0017	dummy	Dummy registe
	Reserved (do not modify)		24-26	18,		Reserved
	Status_Reg	r	27	010 0111	00000000	
		r	28	010 1000		Not used
	OutX	r	29	010 1001	output	
	- 16	r	2A	010 1010		Not used
	OutY	r	2B	010 1011	output	
	:4010	r	2C	010 1100		Not used
	210	r	2D	010 1101		Not used
	Reserved (do not modify)		2E-2F			Reserved
	WU_CFG_1	rw	30	011 0000	00000000	
	WU_SRC_1(ack1)	r	31	011 0001	00000000	
- WSO.	WU_THS_1	rw	32	011 0010	00000000	
	WU_DURATION_1	rw	33	011 0011	00000000	
opsole	WU_CFG_2	rw	34	011 0100	00000000	
c0//	WU_SRC_2 (ack2)	r	35	011 0101	00000000	
402	WU_THS_2	rw	36	011 0110	00000000	
Ur	WU_DURATION_2	rw	37	011 0111	00000000	
	Reserved (do not modify)		38-3F			Reserved

Registers marked as Reserved must not be changed. The writing to those registers may cause permanent damages to the device. The content of the registers that are loaded at boot should not be changed. They contain the factory calibration values. Their content is automatically restored when the device is powered-up.

#### **Register description** 7

The device contains a set of registers which are used to control its behavior and to retrieve acceleration data. The registers address, made of 7 bits, is used to identify them and to write the data through serial interface.

#### 7.1 WHO\_AM\_I (0Fh)

Table 16. Register (0Fh)

		· ,					
0	0	1	1	1	0	1	7

#### 7.2 CTRL\_REG1 (20h)

Table 17. Register (20h)

0	0	1	1	1	0	1	7		
Device ider	ntification re	gister.				, c'	(5)		
This registe	er contains t	he device id	dentifier that	t for LIS202	DL is set to	3Eh.			
CTRL_F	CTRL_REG1 (20h)								
Table 17.	Register (	(20h)				70,0			
DR	PD	FS	STP	STM	0 <sup>(1)</sup>	Yen	Xen		
1. Bit to be s	1. Bit to be set to "0" for correct device functionality								
Table 18.	Register (	description	n (20h)	Olo					

<sup>1.</sup> Bit to be set to "0" for correct device functionality

Register description (20h) Table 18.

	DR	Data rate sciention. Default value: 0 (0: 100 'H. output data rate; 1: 400 Hz output data rate)
	PD	Pc we Down Control. Default value: 0 (0. power down mode; 1: active mode)
	FS	Full scale selection. Default value: 0 (refer to <i>Table 3</i> for typical full scale value)
1.50/6	STP, STM	Self Test Enable. Default value: 00 (0: normal mode; 1: self test P, M enabled)
000	Yen	Y axis enable. Default value: 1 (0: Y axis disabled; 1: Y axis enabled)
i sole	Xen	X axis enable. Default value: 1 (0: X axis disabled; 1: X axis enabled)
Op		s to select the data rate at which acceleration samples are produced. The

DR bit allows to select the data rate at which acceleration samples are produced. The default value is 0 which corresponds to a data-rate of 100 Hz. By changing the content of DR to "1" the selected data-rate will be set equal to 400 Hz.

PD bit allows to turn on the turn the device out of power-down mode. The device is in powerdown mode when PD= "0" (default value after boot). The device is in normal mode when PD is set to 1.

Register description LIS202DL

**STP, STM** bits are used to activate the self test function. When the bit is set to one, an output change will occur to the device outputs (refer to *Table 3* and *Table 4* for specification) thus allowing to check the functionality of the whole measurement chain.

**Yen** bit enables the generation of Data Ready signal for Y-axis measurement channel when set to 1. The default value is 1.

**Xen** bit enables the generation of Data Ready signal for X-axis measurement channel when set to 1. The default value is 1.

### 7.3 CTRL\_REG2 (21h)

Jh2,

Table 19. Register (21h)

		· ·					
SIM	BOOT		FDS	HP WU2	HP WU1	HP_coeff?	HP_coeff1

Table 20. Register description (21h)

SIM	SPI Serial Interface Mode selection. Default value: 7 (0: 4-wire interface; 1: 3-wire interface)
воот	Reboot memory content. Default value: 0 (0: normal mode; 1: reboot memory content)
FDS	Filtered Data Selection. Default volue. 0 (0: internal filter bypassed, i. data from internal filter sent to output register)
HP WU2	High Pass filter enabled fo₁ WakeUp # 2. Default value: 0 (0: filter bypasseo, 1: filter enabled)
HP WU1	High Pass filter chabled for Wake-Up #1. Default value: 0 (0: filter bypassed; 1: filter enabled)
HP coeff2 HP coeff1	Fig. pass filter cut-off frequency configuration. Default value: 00 (See table below)

SIM bit selects the SPI Serial Interface Mode. When SIM is '0' (default value) the 4-wire interface mode is selected. The data coming from the device are sent to SDO pad. In 3-wire interface mode output data are sent to SDA SDI pad.

**BOOT** bit is used to refresh the content of internal registers stored in the flash memory block. At the device power up the content of the flash memory block is transferred to the internal registers related to trimming functions to permit a good behavior of the device itself. If for any reason the content of trimming registers was changed it is sufficient to use this bit to restore correct values. When BOOT bit is set to '1' the content of internal flash is copied inside corresponding internal registers and it is used to calibrate the device. These values are factory trimmed and they are different for every accelerometer. They permit a good behavior of the device and normally they have not to be changed. At the end of the boot process the BOOT bit is set again to '0'.

FDS bit enables (FDS=1) or bypass (FDS=0) the high pass filter in the signal chain of the sensor

**HP coeff[2:1]**. These bits are used to configure high-pass filter cut-off frequency ft.

Table 21. Truth table (21h)

HPcoeff2,1	ft (Hz) (ODR=100 Hz)	ft (Hz) (ODR=400 Hz)
00	2	8
01	1	4
10	0.5	2
11	0.25	1

#### 7.4 CTRL\_REG3 [Interrupt CTRL register] (22h)

Table 22. Register (22h)

		• •					
IHL	PP_OD	I2CFG2	I2CFG1	I2CFG0	I1CFG2	in วะไล่า	I1CFG0

Register description (22h) Table 23.

145.0 20	logicial decomplian (2211)
IHL	Interrupt active high, low. Default value 0. (0: active high; 1: active low)
PP_OD	Push-pull/Open Drain selection on interrupt pad. Default value 0. (0: push-pull; 1: open drain)
I2CFG2 I2CFG1 I2CFG0	Data Signal on Int2 pad control bits. Default value 000. (see table below)
I1CFG2 I1CFG1 I1CFG0	Data Signal on Int1 pad control bits. Default value 000. (ກະພະ ແລນເອ below)

Truth table (22h)<sup>(1)</sup>

\ 0	11(2)_CFG2	I1(2)_CFG1	I1(2)_CFG0	Int1(2) Pad
-0/6	0,00	0	0	GND
205	0	0	1	WU_1
OA	0	1	0	WU_2
16	0	1	1	WU_1 or WU_2
60,	1	0	0	Data ready
000	These are the allower	ed bit configurations. Eac	h other configuration ma	y cause incorrect device functionality

<sup>1.</sup> These are the allowed bit configurations. Each other configuration may cause incorrect device functionality

Register description LIS202DL

## 7.5 HP\_FILTER\_RESET (23h)

Dummy register. Reading at this address zeroes instantaneously the content of the internal high pass-filter. If the high pass filter is enabled all two axes are instantaneously set to 0g. This allows to overcome the settling time of the high pass filter.

## 7.6 **STATUS\_REG** (27h)

### Table 25. Register (27h)

	 , ,				
XYOR	 YOR	XOR	YXDA	 YDA	XDA

### Table 26. Register description (27h)

	3 ,				
YXOR	X, Y axis Data Overrun. Default value: 0 (0: no overrun has occurred; 1: new data has over written the previous one before it was read)				
YOR	Y axis Data Overrun. Default value: 0 (0: no overrun has occurred; 1: a new data for the Y-axis has overwritten the gree vious one)				
XOR	X axis Data Overrun. Default value: 0 (0: no overrun has occurred; 1: a new data for the X-axis has o sawritten the previous one)				
YXDA	X, Y axis new Data Availa le Default value: 0 (0: a new set of data is not yet available; 1: a new set of data is available)				
YDA	Y axis new Data A ∕a lable. Default value: 0 (0: a new data for the Y-axis is not yet available; 1: a ne v da.a for the Y-axis is available)				
XDA	X ax 3 new Data Available. Default value: 0 (C: a new data for the X-axis is not yet available; 1: a new data for the X-axis is available)				

## 7.7 OUT\_X (29h)

### Table 27. Register (29h)

A. I. C.		. ,					
XD7	XD6	XD5	XD4	XD3	XD2	XD1	XD0

X axis output data.

## 7.8 OUT\_Y (2Bh)

### Table 28. Register (2Bh)

		. ,						
YD7	YD6	YD5	YD4	YD3	YD2	YD1	YD0	

Y axis output data.

#### 7.9 WU\_CFG\_1 (30h)

#### Table 29. Register (30h)

AOI LIR res_1	res_2 YHIE	YLIE	XHIE XLIE
---------------	------------	------	-----------

#### Table 30. Register description (30h)

	And/Or combination of Interrupt events. Default value: 0
AOI	(0: OR combination of interrupt events; 1: AND combination of interrupt events)
LIR	Latch Interrupt request into WU_SRC_1 reg with the WU_SRC_1 reg cleared by reading WU_SRC_1 reg. Default value: 0
	(0: interrupt request not latched; 1: interrupt request latched)
res_1	Reserved at Value: 0. Value should not be changed.
res_2	Reserved at Value: 0. Value should not be changed.
YHIE	Enable interrupt generation on Y high event. Default value: 0 (0: disable interrupt request;
	1: enable interrupt request on measured accel. value higher than preset threshold)
YLIE	Enable interrupt generation on Y low event. L st. ul. value: 0
TLIC	(0: disable interrupt request; 1: enable interrupt request on measu ed accel. value lower than preset threshold)
	Enable interrupt generation on Ki ight event. Default value: 0
XHIE	(0: disable interrupt request; 1: enable interrupt request on measured accel. value higher than preset threshold)
	Enable interrupt derivation on X low event. Default value: 0
XLIE	(0: disable interrupt request; 1: enable interrupt request on measured accel. value lower than preset threshold)

#### 7.10 WU\_SRC\_1 (31h)

### Register (31h)

IA			ΥH	YL	XH	XL
----	--	--	----	----	----	----

### Register description (31h)

10	T <sub>ե</sub> :ble 31.	Register	(31h)					
60//		IA			ΥH	YL	XH	XL
0/02	Table 32. Register description (31h)							
IA Interrupt Active. Default value: 0 (0: no interrupt has been generated; 1: one or more interrupts have been generated)  Y High. Default value: 0 (0: no interrupt, 1: YH event has occurred)							erated)	
	YL	Y Low. Default (0: no interrup		t has occurre	d)			

Register description LIS202DL

#### Table 32. Register description (31h)

ХН	X High. Default value: 0 (0: no interrupt, 1: XH event has occurred)
XL	X Low. Default value: 0 (0: no interrupt, 1: XL event has occurred)

Wake-up source register. Read only register.

Reading at this address clears WU\_SRC\_1 register and the WU 1 interrupt and allows the refreshment of data in the SRC\_1 register if the latched option was chosen.

## 7.11 WU\_THS\_1 (32h)

### Table 33. Register (32h)

DCRN	THS6	THS5	THS4	THS3	THS2	71.101	THS0
------	------	------	------	------	------	--------	------

#### Table 34. Register description (32h)

DCRM	Resetting mode selection. Default value: 6 (0: counter reset; 1: counter decreme.nt -d')
THS6, THS0	Wake-up Threshold: default va'ue: CS0 0000

Most significant bit (DCRM) is used to select the resetting mode of the duration counter. If DCRM=0 counter is reset when the interrupt is no more active else if DCRM=1 duration counter is decremented.

## 7.12 WU\_DURANON\_1 (33h)

### Table 35. Register (33h)

L)7	D6 D5	D4	D3	D2	D1	D0

#### Table 36. Register description (33h)

	• , , ,
D7-D0	Duration value. Default value: 0000 0000
D1-D0	Duration value. Delauit value. 0000 0000

Duration register for Wake-Up interrupt 1. Duration step and maximum value depend on the ODR chosen. Step 2.5 msec, from 0 to 637.5 msec if ODR=400 Hz, else step 10 msec, from 0 to 2.55 sec when ODR=100 Hz. The counter used to implement duration function is blocked when LIR=1 in configuration register and the interrupt event is verified

#### 7.13 WU\_CFG\_2 (34h)

#### Table 37. Register (34h)

#### Table 38. Register description (34h)

AOI	And/Or combination of Interrupt events. Default value: 0 (0: OR combination of interrupt events; 1: AND combination of interrupt events)			
LIR	Latch Interrupt request into WU_SRC_2 reg with the WU_SRC_2 reg cleared by reading WU_SRC_2 reg. Default value: 0 (0: interrupt request not latched; 1: interrupt request latched)			
res_1	Reserved at Value: 0. Value should not be changed.			
res_2	2 Reserved at Value: 0. Value should not be changed.			
YHIE	Enable interrupt generation on Y high event. Default value: 0 (0: disable interrupt request; 1: enable interrupt request on measured accel. value higher than preset threshold)			
YLIE	Enable interrupt generation on Y low event. L if ultivalue: 0 (0: disable interrupt request; 1: enable interrupt request on measured accel. value lower than preset threshold)			
XHIE	Enable interrupt generation on Ki ight event. Default value: 0 (0: disable interrupt request; 1: enable interrupt request on measured accel. value higher than preset threshold)			
XLIE	Enable interrupt deneration on X low event. Default value: 0 (0: disable interrupt request; 1: enable interrupt request on measured accel. value lower than preset threshold)			

#### 7.14 WU\_SRC\_2 (35h)

### Register (35h)

IA YH YL	XH XL
----------	-------

### Register description (35h)

\(	Table 39.	Register	(35h)						
		IA			YH	YL	XH	XL	
	Table 40.	Register	description	n (35h)					
	IA	Interrupt Active. Default value: 0 (0: no interrupt has been generated; 1: one or more interrupt events have been generated)							
YH Y High. Default value: 0 (0: no interrupt; 1: YH event has occurred)									
	YL	Y Low. Default value: 0 (0: no interrupt; 1: YL event has occurred)							
	XH	_	X High. Default value: 0 (0: no interrupt; 1: XH event has occurred)						
	XL		efault value: errupt; 1: XL	-	occurred)				

Register description LIS202DL

Wake-up source register. Read only register.

Reading at this address clears WU\_SRC\_2 register and the WU\_2 interrupt and allows the refreshment of data in the WU\_SRC\_2 register if the latched option was chosen.

#### 7.15 WU\_THS\_2 (36h)

Table 41. Register (36h)

	DCRM	THS6	THS5	THS4	THS3	THS2	THS1	THS0

#### Table 42. Register description (36h)

DCRM	Resetting mode selection. Default value: 0	
	(0: counter reset; 1: counter decrements)	
THS6, THS0	Wake-up Threshold. Default value: 000 0000	7010

Most significant bit (DCRM) is used to select the resetting mode of the duration counter. If se if DC DCRM=0 counter is reset when the interrupt is no more active else if DCRM=1 duration counter is decremented.

#### 7.16 WU DURATION 2 (37h)

#### Table 43. Register (37h)

D7 D6 D5 D4 D3 D2 D	1 D0
---------------------	------

#### Table 44. Register description (37h

D7 D0 D1 region value Default value, 0000 0000	
D7-D0 Duration value. Default value: 0000 0000	

Duratic r, register for Wake-Up interrupt 2. Duration step and maximum value depend on the ODF: chosen. Step 2.5 msec, from 0 to 637.5 msec if ODR=400 Hz, else step 10 msec, from 6 to 2.55 sec when ODR=100 Hz. The counter used to implement duration function is Ohsolete 'blocked when LIR=1 in configuration register and the interrupt event is verified.

## **8** Typical performance characteristics

### 8.1 Mechanical characteristics at 25°C

Figure 12. X axis Zero-g level at 2.5 V

Figure 13. X axis sensitivity at 2.5 V





Figure 14. Y axis Zero-g level at 2.5 V

Figure 15. Yaxis sensitivity at 2.5 V



# 8.2 Mechanical characteristics derived from measurement in the -40°C to +85°C temperature range

Figure 16. X axis Zero-g level change vs. temperature at 2.5 V




Figure 17. X axis sensitivity change vs. temperature at 2.5 V






Figure 18. Y axis Zero-g level change vs. temperature at 2.5 V

Figure 19. Yaxis sensitivity change vs.





#### Electro-mechanical characteristics at 25°C 8.3

Figure 20. Current consumption in normal mode at 2.5 V





Figure 21. Current consumption in power down mode at 2.5 V




Package information LIS202DL

## 9 Package information

In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a lead-free second level interconnect. The category of second Level Interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark.

ECOPACK specifications are available at: www.st.com.

Figure 22. LGA 14: mechanical data & package dimensions



LIS202DL Revision history

## 10 Revision history

Table 45. Document revision history

Date	Revision	Changes
11-Jun-2007	1	Initial release.
13-Dec-2007	2	Inserted new Section 2.3: Communication interface characteristics Content reworked to improve readability.

Obsolete Products). Obsolete Products) Obsolete Products). Obsolete Products).

#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its sulhsidia. 'eu ('ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and sen ices described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and solvices described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property Liquis is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a trainant covering the use in any manner whatsoever of such third party products or services or any intellectual property containe 2 to 3 in 3 in 3.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNE'S FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN VIRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCT'S OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PF OP ENTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of S. p. or ucts with provisions different from the statements and/or technical features set forth in this document shall immediately void any war and granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liabi. To T.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2007 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com