CY29FCT520T MULTILEVEL PIPELINE REGISTER WITH 3-STATE OUTPUTS

SCCS011C - MAY 1994 - REVISED NOVEMBER 2001

- Function, Pinout, and Drive Compatible With FCT, F Logic, and AM29520
- Reduced V_{OH} (Typically = 3.3 V) Version of Equivalent FCT Functions
- Edge-Rate Control Circuitry for Significantly Improved Noise Characteristics
- I_{off} Supports Partial-Power-Down Mode Operation
- Matched Rise and Fall Times
- Fully Compatible With TTL Input and Output Logic Levels
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)
- Single- and Dual-Pipeline Operation Modes
- Multiplexed Data Inputs and Outputs
- CY29FCT520T
 - 64-mA Output Sink Current
 32-mA Output Source Current
- CY29FCT520ATDMB, CY29FCT520BTDMB
 - 32-mA Output Sink Current
 12-mA Output Source Current
- 3-State Outputs

24 1 V_{CC} l₀ 11 [23 [] S₀ D₀ **[**] 3 22 ∏ S₁ $D_1 \ \square \ 4$ 21 Y₀ $D_2 \ \Box 5$ 20 TY 19 Y₂ $D_3 \ \square \ 6$ $D_4 \ \square 7$ 18 TY3 D₅ [] 8 17 🛮 Y₄ $D_6 \square 9$ 16 Y₅ D₇ 10 15 X Y₆ CLK [] 11 14 X Y₇ 13 OE GND 🛮 12

D, P, OR SO PACKAGE (TOP VIEW)

description

The CY29FCT520T is a multilevel 8-bit-wide pipeline register. The device consists of four registers, A1, A2, B1, and B2, which are configured by the instruction inputs I_0 , I_1 as a single four-level pipeline or as two two-level pipelines. The contents of any register can be read at the multiplexed output at any time by using the multiplex-selection controls (S_0 and S_1).

The pipeline registers are positive-edge triggered, and data is shifted by the rising edge of the clock input. Instruction I = 0 selects the four-level pipeline mode. Instruction I = 1 selects the two-level B pipeline, while I = 2 selects the two-level A pipeline. I = 3 is the hold instruction; no shifting is performed by the clock in this mode.

In the two-level operation mode, data is shifted from level 1 to level 2 and new data is loaded into level 1.

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



PIPELINE INSTRUCTION TABLE

I =	: O	I =	: 1	I =	: 2	I = 3		
l ₁ = 0	I ₀ = 0	l ₁ = 0	l ₀ = 1	l ₁ = 1 l ₀ = 0		l ₁ = 1	l ₀ = 1	
A1 A2	B1 B2	A1 A2	B1 B2	A1 A2	B1	A1 A2	B1	
Single fo	our-level		Dual tw	o-level		Но	old	

ORDERING INFORMATION

TA	PACI	KAGE†	SPEED (ns)	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	SOIC - SO	Tube	6.0	CY29FCT520CTSOC	29FCT520C
–40°C to 85°C	3010 - 30	Tape and reel	6.0	CY29FCT520CTSOCT	29FC1520C
	SOIC - SO	Tube	7.5	CY29FCT520BTSOC	29FCT520B
	3010 - 30	Tape and reel	7.5	CY29FCT520BTSOCT	29FC1320B
	DIP – P	Tube	14.0	CY29FCT520ATPC	CY29FCT520ATPC
	SOIC - SO	Tube	14.0	CY29FCT520ATSOC	29FCT520A
	3010 - 30	Tape and reel	14.0	CY29FCT520ATSOCT	29FC1320A
55°C to 135°C	CDIP – D	Tube	8.0	5962-9220504MLA (CY29FCT520BTDMB)	
–55°C to 125°C	CDIP - D	Tube	16.0	5962-9220502MLA (CY29FCT520ATDMB)	

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.


FUNCTION TABLE

INP	UTS	OUTPUT				
S ₁	s ₀	001101				
1	1	A1				
1	0	A2				
0	1	B1				
0	0	B2				



SCCS011C - MAY 1994 - REVISED NOVEMBER 2001

logic diagram



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range to ground potential	0.5 V to 7 V
DC input voltage range	
DC output voltage range	
DC output current (maximum sink current/pin)	
Package thermal impedance, θ _{JA} (see Note 1): P package	
(see Note 2): SO package	
Ambient temperature range with power applied, T _A	
Storage temperature range, T _{stg}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The package thermal impedance is calculated in accordance with JESD 51-3.

2. The package thermal impedance is calculated in accordance with JESD 51-7.



CY29FCT520T **MULTILEVEL PIPELINE REGISTER** WITH 3-STATE OUTPUTS

SCCS011C - MAY 1994 - REVISED NOVEMBER 2001

recommended operating conditions (see Note 3)

		CY29FCT520ATDMB CY29FCT520BTDMB			CY29FCT520T			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
Vcc	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.8			0.8	V
loh	High-level output current			-12			-32	mA
loL	Low-level output current			32			64	mA
TA	Operating free-air temperature	-55		125	-40		85	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		FCT520A FCT520B		CY	29FCT52	0Т	UNIT
		MIN	TYP†	MAX	MIN	TYP†	MAX	
Vers	$V_{CC} = 4.5 \text{ V}, \qquad I_{IN} = -18 \text{ mA}$		-0.7	-1.2				V
VIK	$V_{CC} = 4.75 \text{ V}, I_{IN} = -18 \text{ mA}$					-0.7	-1.2	V
	$V_{CC} = 4.5 \text{ V}, \qquad I_{OH} = -12 \text{ mA}$	2.4	3.3					
Voн	V _{CC} = 4.75 V				2.4	3.3		V
	$I_{OH} = -32 \text{ mA}$				2			
Voi	$V_{CC} = 4.5 \text{ V}, \qquad I_{OL} = 32 \text{ mA}$		0.3	0.55				V
VOL	$V_{CC} = 4.75 \text{ V}, I_{OL} = 64 \text{ mA}$					0.3	0.55	V
V_{hys}	All inputs		0.2			0.2		٧
1.	$V_{CC} = 5.5 \text{ V}, \qquad V_{IN} = V_{CC}$			5				μΑ
ΙĮ	$V_{CC} = 5.25 \text{ V}, V_{IN} = V_{CC}$						5	μΑ
lu.	$V_{CC} = 5.5 \text{ V}, \qquad V_{IN} = 2.7 \text{ V}$			±1				μА
lіН	$V_{CC} = 5.25 \text{ V}, V_{IN} = 2.7 \text{ V}$						±1	μΑ
1	$V_{CC} = 5.5 \text{ V}, \qquad V_{IN} = 0.5 \text{ V}$			±1				μΑ
ΊL	$V_{CC} = 5.25 \text{ V}, \qquad V_{IN} = 0.5 \text{ V}$						±1	μΛ
l _{off}	$V_{CC} = 0 \text{ V}, \qquad V_{OUT} = 4.5 \text{ V}$			±1			±1	μΑ
. +	$V_{CC} = 5.5 \text{ V}, \qquad V_{OUT} = 0 \text{ V}$	-60	-120	-225				mA
los‡	$V_{CC} = 5.25 \text{ V}, V_{OUT} = 0 \text{ V}$				-60	-120	-225	ША
lozu	$V_{CC} = 5.5 \text{ V}, \qquad V_{IN} = 2.7 \text{ V}$			10				μΑ
IOZH	$V_{CC} = 5.25 \text{ V}, \qquad V_{IN} = 2.7 \text{ V}$						10	μΑ
lo=:	$V_{CC} = 5.5 \text{ V}, \qquad V_{IN} = 0.5 \text{ V}$			-10				μΑ
IOZL	$V_{CC} = 5.25 \text{ V}, \qquad V_{IN} = 0.5 \text{ V}$						-10	μΑ
loo	$V_{CC} = 5.5 \text{ V}, \qquad V_{IN} \le 0.2 \text{ V}, \qquad V_{IN} \ge V_{CC} - 0.2$	V	0.1	0.2				mA
Icc	$V_{CC} = 5.25 \text{ V}, \qquad V_{IN} \le 0.2 \text{ V}, \qquad \qquad V_{IN} \ge V_{CC} - 0.2$	V				0.1	0.2	111/4
Aloo	$V_{CC} = 5.5 \text{ V}, V_{IN} = 3.4 \text{ V}$, $f_1 = 0$, Outputs open		0.5	2				mA
∇ICC	$V_{CC} = 5.25 \text{ V}, V_{IN} = 3.4 \text{ V}$, $f_1 = 0$, Outputs open					0.5	2	IIIA

[†] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

Per TTL-driven input (VIN = 3.4 V); all other inputs at VCC or GND



[‡] Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample-and-hold techniques are preferable to minimize internal chip heating and more accurately reflect operational values. Otherwise, prolonged shorting of a high output can raise the chip temperature well above normal and cause invalid readings in other parametric tests. In any sequence of parameter tests, $I_{\mbox{OS}}$ tests should be performed last.

SCCS011C - MAY 1994 - REVISED NOVEMBER 2001

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (continued)

PARAMETER			CT520A		CY	29FCT52	0Т	UNIT		
			MIN	TYP [†]	MAX	MIN	TYP [†]	MAX		
1	V _{CC} = 5.5 V, Ou One bit switching V _{IN} ≤ 0.2 V or V _I	at 50% duty cycle,	OE = GND,		0.06	0.12				mA/
ICCD¶	$V_{CC} = 5.25 \text{ V, O}$ One bit switching $V_{IN} \le 0.2 \text{ V or V}_{I}$	at 50% duty cycle,					0.06	0.12	MHz	
		One bit switching at f ₁ = 5 MHz at	$V_{IN} \le 0.2 \text{ V or}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$		0.7	1.4				
	$V_{CC} = 5.5 \text{ V},$ Outputs open, $f_0 = 10 \text{ MHz},$ OE = GND	50% duty cycle	$V_{IN} = 3.4 \text{ V or GND}$		1.2	3.4				
		Eight bits switching at f ₁ = 5 MHz at	$V_{IN} \le 0.2 \text{ V or}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$		2.8	5.6				
. #		50% duty cycle	V _{IN} = 3.4 V or GND		5.1	14.3				
l _C #		One bit switching at f ₁ = 5 MHz at	$V_{IN} \le 0.2 \text{ V or}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$					0.7	1.4	mA
	V _{CC} = 5.25 V, Outputs open,	50% duty cycle	$V_{IN} = 3.4 \text{ V or GND}$					1.2	3.4	
	$f_0 = 10 \text{ MHz},$ $\overline{OE} = \text{GND}$	Eight bits switching at	$V_{IN} \le 0.2 \text{ V or}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$					2.8	5.6	
		f ₁ = 5 MHz at 50% duty cycle	V _{IN} = 3.4 V or GND					5.1	14.3	
C _i					5	10		5	10	pF
Co					9	12		9	12	pF

[†] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

Where:

IC = Total supply current

ICC = Power-supply current with CMOS input levels

 ΔI_{CC} = Power-supply current for a TTL high input ($V_{IN} = 3.4 \text{ V}$)

D_H = Duty cycle for TTL inputs high

N_T = Number of TTL inputs at D_H
I_{CCD} = Dynamic current caused by an input transition pair (HLH or LHL)

= Clock frequency for registered devices, otherwise zero

= Input signal frequency

= Number of inputs changing at f₁

All currents are in milliamperes and all frequencies are in megahertz.

|| Values for these conditions are examples of the I_{CC} formula.



[¶] This parameter is derived for use in total power-supply calculations.

[#]IC = $I_{CC} + \Delta I_{CC} \times D_H \times N_T + I_{CCD} (f_0/2 + f_1 \times N_1)$

CY29FCT520T MULTILEVEL PIPELINE REGISTER WITH 3-STATE OUTPUTS

SCCS011C - MAY 1994 - REVISED NOVEMBER 2001

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

			CY29FCT520	ATDMB	CY29FCT520	ВТОМВ	UNIT
			MIN	MAX	MIN	MAX	UNIT
t _W	Pulse duration, CLK high or low		8		6		ns
	0	Data	6		2.8		no
t _{su}	Setup time, before CLK↑	I	6		4.5		ns
٠.	Hold time, after CLK↑	Data	2		2		no
^t h	Hold time, after CLK	I	2		2		ns

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

			CY29FCT	520AT	CY29FCT	520BT	CY29FCT	520CT	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t _W	Pulse duration, CLK high or low		7		5.5		5.5		ns
Γ.	Output the state of the Court OLIVA	Data	5		2.5		2.5		no
t _{su}	Setup time, before CLK↑	1	5		4		4		ns
	Lold time of the CLK	Data	2		2		2		
th	Hold time, after CLK↑	I	2		2		2		ns

switching characteristics over operating free-air temperature range (see Figure 1)


PARAMETER	FROM	то	CY29FCT520	DATDMB	CY29FCT52	DBTDMB	UNIT	
PARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	UNIT	
tPLH	CLK	V	2	16	2	8	200	
t _{PHL}	OLK	ı	2	16	2	8	ns	
t _{PLH}	So or S.	V	2	15	2	8	20	
t _{PHL}	S ₀ or S ₁	ī	2	15	2	8	ns	
t _{PHZ}	ŌĒ	V	1.5	13	1.5	7.5	ns	
t _{PLZ}	ÜE	Y	1.5	13	1.5	7.5	110	
^t PZH	ŌĒ	V	1.5	16	1.5	8	ns	
^t PZL	OE .	ſ	1.5	16	1.5	8	110	

switching characteristics over operating free-air temperature range (see Figure 1)

PARAMETER	FROM	то	CY29FC1	7520AT	CY29FC1	520BT	CY29FC1	520CT	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t _{PLH}	CLK		2	14	2	7.5	2	6	20
t _{PHL}	CLK	ī	2	14	2	7.5	2	6	ns
t _{PLH}	Se or S.	V	2	13	2	7.5	2	6	ns
t _{PHL}	S ₀ or S ₁	ı	2	13	2	7.5	2	6	113
^t PHZ	ŌĒ	V	1.5	12	1.5	7	1.5	6	ns
t _{PLZ}	OE	Y	1.5	12	1.5	7	1.5	6	115
^t PZH	<u>OE</u>	V	1.5	15	1.5	7.5	1.5	6	20
^t PZL	OE .	ī	1.5	15	1.5	7.5	1.5	6	ns



PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





10-Jun-2014

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962-9220502MLA	ACTIVE	CDIP	JT	24	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9220502ML A	Samples
5962-9220504MLA	ACTIVE	CDIP	JT	24	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9220504ML A	Samples
CY29FCT520ATPC	ACTIVE	PDIP	NT	24	15	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 85	CY29FCT520ATPC	Samples
CY29FCT520ATPCE4	ACTIVE	PDIP	NT	24	15	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 85	CY29FCT520ATPC	Samples
CY29FCT520ATSOC	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	29FCT520A	Samples
CY29FCT520ATSOCT	OBSOLETE	SOIC	DW	24		TBD	Call TI	Call TI	-40 to 85	29FCT520A	
CY29FCT520ATSOCTE4	OBSOLETE	SOIC	DW	24		TBD	Call TI	Call TI	-40 to 85		
CY29FCT520ATSOCTG4	OBSOLETE	SOIC	DW	24		TBD	Call TI	Call TI	-40 to 85		
CY29FCT520BTSOC	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	29FCT520B	Samples
CY29FCT520CTSOCE4	ACTIVE	SOIC	DW	24		TBD	Call TI	Call TI	-40 to 85		Samples
CY29FCT520CTSOCG4	ACTIVE	SOIC	DW	24		TBD	Call TI	Call TI	-40 to 85		Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



PACKAGE OPTION ADDENDUM

10-Jun-2014

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

JT (R-GDIP-T**)

24 LEADS SHOWN

CERAMIC DUAL-IN-LINE




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification.
- E. Falls within MIL STD 1835 GDIP3-T24, GDIP4-T28, and JEDEC MO-058 AA, MO-058 AB

NT (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

The 28 pin end lead shoulder width is a vendor option, either half or full width.



DW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AD.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

power.ti.com

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom Amplifiers amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

Power Mgmt

OMAP Applications Processors www.ti.com/omap **TI E2E Community** e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity