

PM6602

8-row 30-mA LED driver with boost regulator, dual dimming mode, SMBus interface and DPST for LCD panel backlights

Preliminary data

Features

- 2 dimming modes: SMBus or PWM
- Boost section
 - 3.3 V to 28 V input voltage range
 - Internal power MOSFET
 - Internal +3.3 V LDO for device supply
 - Up to 36 V output voltage
 - Constant frequency peak current mode control
 - 500 kHz to 2 MHz adjustable switching frequency
 - Pulse-skip power saving mode at light loads
 - Built-in soft-start feature
 - Programmable OVP protection
 - Stable with ceramic output capacitors
 - Thermal shutdown
- Backlight driver section
 - 8 rows with 30 mA maximum current capability (adjustable)
 - Row disabling option
 - 500 ns minimum dimming time (1% minimum dimming duty-cycle a) ≥0 kHz)
 - ±3% current accuracy
 - ±2% current balance
 - LED failure (cren and short circuit) detection

VFQFPN-24 4x4 AM03692v1

Description

The PM6602 consists of a high-efficiency monolithic boost converter and eight controlled current generators (ROWs), specifically designed to supply LED arrays used in the backlights of LCD panels. The device can manage a nominal output voltage of up to 36 V. The generators can be externally programmed to sink up to 30 mA and they can be dimmed in two different modes: via a PWM signal (1% dimming duty-cycle at 20 kHz can be managed) or in SMBus mode. The device can detect and manage the open and shorted LED faults. The device detects the unused ROWs (connected to SGND). Basic protections (output overvoltage, internal MOSFET overcurrent and thermal shutdown) are provided.

Applications

- M Backlights of notebook monitors
- Backlights of UMPC monitors

Table 1. Device summary

Part number	Package	Packaging
PM6602	VFQFPN-24 4 mm x 4 mm (exposed pad)	Tube
PM6602TR	VI QI I N-24 4 IIIII X 4 IIIII (exposed pad)	Tape and reel


June 2009 Doc ID 15564 Rev 1 1/20


PM6602

Contents

1	Typical application circuit3
2	Device pinout
3	Absolute maximum ratings6
4	Electrical characteristics 8 4.1 Block diagram 10
5	SMBus interface11
6	Package mechanical data
7	Revision history19
005	Typical application circuit 3 Device pinout 4 Absolute maximum ratings 6 Electrical characteristics 8 4.1 Block diagram 10 SMBus interface 11 Package mechanical data 17 Revision history 19

Typical application circuit 1





577

Device pinout PM6602

2 Device pinout

Figure 2. Device pinout (top view)




Table 2. Pin description

	Table 2.	Fill descrip	Stion
	Pin #	Name	Description
	1	COMP	Error amplifier output. A simple RC series between this pin and ground is needed to compensate the loop of the boost regulator.
	2	ISET	Current limit setting for the output generators. The output current of the ROWs can be programmed by connecting a resistor to SGND.
	3	PWMO	PWI filter corner frequency selection. Leave the pin floating to set 195.6 Hz as corner frequency. Short directly to GND to set 12.225 Hz.
	4	osc	Switching frequency selection. A resistor to SGND is used to set the desired switching frequency.
	5	OVP	Overvoltage selection. Used to set the desired OV threshold by an external resistor divider.
	6	VCC	+3.3 V LDO output
	7	IN	Input voltage. Connect to the main supply rail.
	8	FAULT	External power MOSFET driver output. Open drain pin.
7/6	9	SGND	Signal ground. Supply return for the analog circuitry and current generators.
50/8	10-17	FB1 to FB8	Row driver output #1 to row driver output #8. If a FBx is unused, short the pin to SGND.
	18	PGND	Power ground. Internal power MOSFET ground.
	19	LX	Switching node. Drain of the internal power MOSFET.
	20	PWMI	Dimming input. Used to externally set the brightness by using a PWM signal.
	21	EN	Device enable Input in PWM dimming mode. Unused in SMBus mode, to be connected to SGND.

PM6602 Device pinout

Table 2. Pin description (continued)

Pin #	Name	Description
22	SCL	SMBus clock
23	SDA	SMBus data
24	DFSET	Dimming frequency selection in SMBus mode, using a rusticator to SGND. Directly connect to SGND to setup the PWM dimming mode

Obsolete Product(s). Obsolete Product(s)

3 Absolute maximum ratings

Table 3. Absolute maximum ratings⁽¹⁾

Symbol	Parameter	Value	Unit
V _{CC}	V _{CC} to SGND	-0.3 to 3.6	
	PGND to SGND	-0.3 to 0.3	
V _{IN}	IN to PGND	-0.3 to 30	
V _{LX}	LX to SGND, LX to PGND	-0.3 to 40	
	ISET, PWMO, OVP, OSC, COMP, DFSET to SGND	-0.3 to V _{AVCC} +0.3	V
	EN, PWMI to SGND	-0.3 to 6	
	SDA, SCL to SGND	-0.3 to 6	
	FBx to PGND/SGND	-0.3 to 40	
	FAULT to SGND	-0.3 to 30	4(5)
	Maximum LX RMS current	2.0	A
P _{TOT}	Power dissipation T _{amb} = 25° C	2.3	w
	Maximum withstanding voltage range test condition: CDF-AEC-Q100-002: "human body model" acceptance criteria: "normal performance"	TBD ⁽²⁾	kV
	ESD machine model	TBD ⁽²⁾	V

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the
device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

Table 4. Thermal data

Symbol	Parameter	Value	Unit
R _{thJA}	Thermal resistance junction to ambient	42	°C/W
T _{storage}	Storage temperature range	-50 to 150	°C
Tj	Junction operating temperature range	-40 to 125	°C
T _{amb}	Operating ambient temperature range	-40 to 85	°C

Note: Solderability specification according to JEDEC standard #J-STD-020D.

6/20 Doc ID 15564 Rev 1

^{2.} ESD test to be performed at ± 2 kV HBM and ± 200 V MM.

Table 5. Recommended operating conditions

Supply section Vin Input voltage range 3.3 28	L	Parameter	Test condition	Min.	Тур.	Max.	U
Boost section V _{BST} Output voltage range 3.3 28 f _{SW} Adjustable switching frequency OSC connected to R _{FSW} 500 2000 FBs output maximum current 30 PWM mode 0.1 30	Supply se	ection					
Boost supply 3.3 28 V _{BST} Output voltage range 36 f _{SW} Adjustable switching frequency OSC connected to R _{FSW} 500 2000 FBs output maximum current 30 PWM mode 0.1 30	V _{IN}	Input voltage range		3.3		28	'
V _{BST} Output voltage range 36 f _{SW} Adjustable switching frequency OSC connected to R _{FSW} 500 2000 FBs output maximum current 30 PWM mode 0.1 30	Boost sec	etion					
f _{SW} Adjustable switching frequency OSC connected to R _{FSW} 500 2000 FBs output maximum current 30 PWM mode 0.1 30		Boost supply		3.3		28	'
FBs output maximum current 30 PWM mode 0.1 30	V _{BST}	Output voltage range				36	
PWM mode 0.1 30	f _{SW}	Adjustable switching frequency	OSC connected to R _{FSW}	500		2000	kl
		FBs output maximum current				30	n
SMBus mode 9.5 10 10.5 SMBus mode 9.5 10 10.5		PWMI input frequency					k
obsolete Products). Obsolete Products		1 11MII IIIpat II oquelloy	SMBus mode	9.5	10	10.5	I
ete Prooc							
le fre		Auci(s)					
	R	roduci(s)					
	ste P	roduci(s)					
	eteP	roduci(s)					
	eteP	roduct(s)					

Electrical characteristics PM6602

4 Electrical characteristics

Table 6. Electrical characteristics $(V_{IN} = 12 \text{ V}, T_{amb} = T_i = 25^{\circ} \text{ C} \text{ unless otherwise specified})$


Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
Supply se	ction		•		•	
I _{IN,Q}	Operating quiescent current	R_{ISET} = 50 k Ω Current generators turned off		1		mA
I _{IN,SHDN}	Operating current in shutdown	EN low and BL_CTL = 0, V _{IN} = 12 V, Device OFF		35		μΑ
LDO linea	r regulator					
	LDO output voltage	EN high, I _{LDO} = 0 mA		3.3	4	V
Boost sec	tion		•		119	5)
	Adjustable switching frequency	OSC to SGND with a resistor	500		2000	kHz
	Internal power mos R _{DS(on)}			200		mΩ
	LX leakage current	LX = 40 V	DIC	5		μΑ
	Peak current limit	\.C.		2.3		Α
OV and fa	ult protections	18/6				
V _{TH,OVP}	Hard overvoltage protection reference (OVP) threshold	anso,		1.35		٧
V _{TH,FRD}	Floating row detection (OVP) threshold	,00		1.25		V
TSHDN (1)	Thermal shutdown turn-off temperature	1		150		°C
Soft-start	and power management					
	EN, high level threshold	TTL level	2.1			
	EN, low level threshold	TTL level			8.0	V
	PWMI, high level threshold	TTL level	2.1			V
	PWMI, low level threshold	TTL level			0.8	
Current ge	enerators section					
Y	FBs current minimum on time	RISET = $50 \text{ k}\Omega$		500		ns
T _{DIMMAX}	The time that occurs before the device goes into a new soft-start in case of 0% brightness			30		ms
	FBs output maximum current			30		mA
	FBs leakage current			5		μΑ
	Dimming oscillator frequency		100		5000	Hz

Table 6. **Electrical characteristics** $(V_{IN} = 12 \text{ V}, T_{amb} = T_i = 25^{\circ} \text{ C} \text{ unless otherwise specified) (continued)}$

Ace (SMBus follows DELL and SMA) Albus frequency as free time art condition hold time from SCL art condition setup time from SCL appropriate from SCL and hold time from SCL act and time from SCL ac	TTL level	2.1	4.7 4 4.7 4 300 250 4.7 4	0.8	kHz μs ns γ
art condition hold time from SCL art condition setup time from SCL op condition setup time from SCL oA hold time from SCL oA setup time from SCL oL low period oL high period oA, SCL high level threshold oA, SCL low level threshold	TTL level	2.1	4 4.7 4 300 250 4.7	. ()	μs ns
art condition hold time from SCL art condition setup time from SCL op condition setup time from SCL oA hold time from SCL oA setup time from SCL oL low period oL high period oA, SCL high level threshold oA, SCL low level threshold	TTL level		4 4.7 4 300 250 4.7	0.8	ns ups
art condition setup time from SCL op condition setup time from SCL OA hold time from SCL OA setup time from SCL CL low period OL high period OA, SCL high level threshold OA, SCL low level threshold	TTL level		4.7 4 300 250 4.7	0.8	· ns · μs
op condition setup time from SCL OA hold time from SCL OA setup time from SCL CL low period CL high period OA, SCL high level threshold OA, SCL low level threshold	TTL level		4 300 250 4.7	0.8	ns · µs
DA hold time from SCL DA setup time from SCL CL low period CL high period DA, SCL high level threshold DA, SCL low level threshold	TTL level		300 250 4.7	0.8	μs
DA setup time from SCL CL low period CL high period DA, SCL high level threshold DA, SCL low level threshold	TTL level		250 4.7	0.8	μs
CL low period CL high period DA, SCL high level threshold DA, SCL low level threshold	TTL level		4.7	0.8	μs
CL high period DA, SCL high level threshold DA, SCL low level threshold	TTL level			0.8	5
DA, SCL high level threshold DA, SCL low level threshold	TTL level		4	0.8	51
OA, SCL low level threshold	TTL level		900	0.8	V
·		e Pro	900	0.8	V
oy design.	_ 3	e Pro			
16	Obs				
Aucilo	1				
proore					
(e)					
	ie Producties	aduci(s)	ie Product(s)	ducilsi	aducité

4.1 Block diagram

Figure 3. STMAFD01 block diagram



PM6602 SMBus interface

5 SMBus interface

The SMBus serial interface is used to turn on the device, monitor faults, set dimming mode and brightness settings and configure the device in general.

The address is set to 0x58. No address pin is provided (compliant with DELL specifications), nor any ROM address configuration.

Additional configuration bits and registers added for device configuration (other than those specified in the DELL specification) include the *shorted led threshold* (2 bits).

The brightness control interface implements the SMBus read byte protocol.

The brightness control interface implements the SMBus write byte protocol.

The brightness control interface's SMBus component operates correctly when the SMBus master clock operates at a frequency of 55 kHz.

The brightness control interface's SMBus component may use clock stretching, but it shall not add more than 10 milliseconds of clock low time between any SMBus start condition and its corresponding stop.

The brightness control interface sends a NAK signal (not acknowledge) in response to any SMBus operation directed to it that does not use the SMBus read byte or write byte protocol.


The brightness control interface sends a NAK signal in response to any SMBus operation directed to it that addresses a register that is not defined in this specification.

When the SMBus interface is not powered, the SMBus interface pins provide a high impedance interface to the bus.

Read byte

As shown in *Figure 4*, the four-byte-long read byte protocol starts out with the slave address followed by the "command code" which translates to the "register index". Then the bus direction turns around with the re-broadcast of the slave address with bit 0 indicating a read ("Rd") cycle. The fourth byte contains the data being returned by the backlight controller. That byte value in the data byte should reflect the value of the register being queried at the "command code" index. A dark grey outline is used on cycles during which the backlight controller "owns" or "drives" the data line. All other cycles are driven by the "host".

Figure 4. Read byte protocol




Note that any other protocol missing the "command code" as implemented in some previous backlight controller devices will no longer be supported.

SMBus interface PM6602

Write byte

The write byte protocol is only three bytes long. The first byte starts with the slave address again followed by the "command code" which translates to the "register index" being written. The third byte contains the data byte that must be written into the register selected by the "command code". Again note the bus directions as highlighted by the dark grey outline.

Figure 5. Write byte protocol



SMB clock stretching

For special cases where clock stretching must be implemented, the maximum clock stretching allowed is 10 ms cumulative per SMB packet (from "start" condition to "stop" condition).

SMBus register definitions

All backlight controller registers are byte-wide and accessible via the read/write_byte protocols. Their bit assignments are provided in the following sections with reserved bits containing a default value of "0".

Brightness control register (0x00)

Due to the Intel[®] DPST (display power savings technology) the granularity of the brightness control register is 256 steps.

Table 7. Brightness control register

	Registe	gister 0x00 Brightness control register					er
BRT7	BRT6	BRT5	BRT4	BRT3	BRT2	BRT1	BRT0
Bit 7	Bit 6	Bit 5		Bit 3			
(R/W)	(R/W)	(R/W)	Bit 4 (R/W)	(R/W)	Bit 2 (R/W)	Bit 1 (R/W)	Bit 0 (R/W)

Note:

BRT [7..0] = 256 steps of brightness.

Specificities of register 0

An SMBus write byte cycle to register 0 sets the brightness level if the backlight controller is in SMBus mode.

A write byte cycle to register 0 has no effect when the backlight controller is not in SMBus mode.

An SMBus read byte cycle to register 0 returns the current brightness level regardless of the value of PWM_SEL.

PM6602 SMBus interface

An SMBus setting of 0xFF for register 0 sets the backlight controller to the maximum brightness output.

An SMBus setting of 0x00 for register 0 sets the backlight controller to the minimum brightness output.

The default value for register 0 is 0xFF.

Device control register (0x01)

This register has two bits that control the operating mode of the backlight controller and a single bit that controls the BL ON/OFF state.

Table 8. Register description

Register 0x00 Device control register							
Reserved	Reserved	Reserved	Reserved	Reserved	PWM_MD	PWM_SEL	BL_CTL
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2 (R/W)	Bit 1 (R/W)	Bit 0 (R/W)

Table 9. Bit field definitions

PWM_MD	= PWM mode select (1 = absolute brightness, 0 =% change) default = 0
PWM_SEL	= Brightness MUX select (1 = PWM pin, 0 = SMBus value) default = 0
BL_CTL	= BL On/Off (1 = On, 0 = Off) default = 0

The PWM_MD bit selects the manner in which the PWM input is to be interpreted. When this bit is 0, the PWM input reflects a percentage change in the current brightness (that is, DPST mode) and should follow the following equation.

Equation 1

DPST brightness = C_{bt} (PWM)

Where:

- C_{bt} = current brightness setting from SMBus with out influence from the PWM.
- PWM = percentage of duty cycle

The PWM signal starts from 100% when operating in DPST mode.

When PWM_MD is 1, the PWM input has no effect on the brightness setting unless the backlight controller is in PWM mode. When operating in PWM mode, this bit is a don't care.

The PWM_SEL bit determines whether the SMBus or PWM input should drive the brightness.

The relationships between these two control bits can be thought of as specifying an operating mode for the backlight controller. The defined modes are shown in *Table 10 on page 14*.

Note

Depending on the settings of some bits, other bits have no effect and are "don't care". They are shown with a value of X in Table 10.

SMBus interface PM6602

Table 10. Backlight controller modes selected by device control register bits 1 & 2

PWM_MD	PWM_SEL	Mode
X	1	PWM mode
1	0	SMBus mode
0	0	SMBus mode with DPST

Specificities of register 1

All reserved bits return "0" when read.

All reserved bits are ignored by the backlight controller when written.

All defined control bits return their current, latched value when read.

The backlight controller properly handles any SMBus write that causes multiple control bits to change value.

A value of 1 written to BL_CTL turns on the BL in 10 milliseconds or less after the write cycle completes. The BL is deemed to be on when bit 3 of register 2 is 1.

A value of 0 written to BL_CTL immediately turns off the BL. The BL is deemed to be off when bit 3 of register 2 is 0.

When an SMBus mode is selected, register 0x00 must reflect the last value written to it. However, when any non-SMBus mode is selected, register 0x00 must reflect the current brightness value based on the current mode of operation, with the exception of SMBus mode with DPST.

When SMBus mode with DPST is selected, register 0x00 must reflect the last value written from the SMBus.

When a write to register 1 causes the backlight controller to transition to SMBus mode, the brightness of the BL does not change.

When a write to register 1 causes the backlight controller to transition to a non-SMBus mode, the brightness of the BL changes as appropriate for the new mode.

The default value for register 1 is 0x00

Fault/status register (0x02)

This register has six status bits that allow monitoring the backlight controller's operating state. Bit 0 is a logical "OR" of all fault codes to simplify error detection. Not all of the bits in this register are fault-related - bit 3 is a simple BL status indicator. All reserved bits must return a "0" when read and ignore the bit value when written. All bits in this register are read-only.

Table 11. Register description

Register 0x02				Fault/sta	tus register		
Reserved	eserved Reserved 2_CH_SD 1_CH_SD		BL_STAT	OV_CURR	THRM_SHDN	FAULT	
Bit 7 (R)	Bit 6 (R)	Bit 5 (R)	Bit 4 (R)	Bit 3 (R)	Bit 2 (R)	Bit 1 (R)	Bit 0 (R)

PM6602 SMBus interface

Table 12. Bit field definitions

Bit num.	Description	Value
Bit 5	2_CH_SD	The number of faulted strings is reported in bits 5 and 4.
Bit 4	1_CH_SD	(00 = no faults, 01 = one string fault, 11 = two or more string faults)
Bit 3	BL_STAT	BL status (1 = BL on, 0 = BL off)
Bit 2	OV_CURR	Input over-current (1 = over-current condition, 0 = current OK)
Bit 1	THRM_SHDN	Thermal shutdown (1 = thermal fault, 0 = thermal OK)
Bit 0	FAULT	Fault occurred (logic "OR" of all of the fault conditions)

Specificities of register 2

All reserved bits return "0" when read.

A write byte cycle to register 2 has no effect. This register is read-only.

A read byte cycle to register 2 always indicates the current BL on/off status in BL_STAT (1 if the BL is on, 0 if the BL is off).

A read byte cycle to register 2 always returns FAULT as the logical OR of THRM_SHDN and OV_CURR and 1_CH_SD and 2_CH_SD only (bits 1, 2, 4 and 5).

The THRM_SHDN bit is optional. If not implemented it always returns 0 when read.

If implemented, the value of THRM_SHDN is 1 when the backlight controller shuts down due to a thermal event. In all other cases the value of THRM_SHDN is 0.

The value of OV_CURR is 1 when the backlight controller shuts down due to an input overcurrent event. In all other cases, the value of OV_CURR is 0.

A fault does not occur or is not reported when the BL is commanded *on* and immediately *off* by the system.

The value of BL_STAT is 1 whenever the BL is on.

The value of BL_STAT is 0 whenever the BL is off.

The default value for register 2 is 0x00.

When FAULT is set to 1, it is cleared when the BL_CTL bit of the device control register is toggled. At that time, if the fault condition is still present or reoccurs, FAULT is again set to 1.

The device does not indicate a fault if the voltage VBL+ is removed, regardless of whether or not the BL was *on* at the time of the power loss.

In the event that the controller shuts down due to an over-current fault or other fault condition, the controller cannot re-start until a power cycle of VBL+ occurs.

SMBus interface PM6602

Identification register (0x03)

The ID register contains two bit fields to denote the manufacturer and the silicon revision of the controller IC.

Table 13. Register description

Register 0x03				ID re	gister		
LED panel	MFG3	MFG2	MFG1	MFG0	REV2	REV1	REV0
Bit 7=1	Bit 6 (R)	Bit 5 (R)	Bit 4 (R)	Bit 3 (R)	Bit 2 (R)	Bit 1 (R)	Bit 0 (R)

Table 14. Bit field definitions

MFG [30]	Manufacturer ID=5+ST (according to DELL specifications)
REV [20]	Silicon rev (Revs 0-7 allowed for silicon spins)

Specificities of register 3

A write byte cycle to register 3 has no effect. This register is read-only.

The value of MFG is 5 for the ST device.

Configuration register (0x04)

The ID register contains two bit fields to set the shorted LED voltage threshold. Three different values are available.

Table 15. Register description

Register 0x03			16/	ID reg	ister		
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	VTH1	VTH0
Bit 7=1	Bit 6 (R)	Bit 5 (R)	Bit 4 (R)	Bit 3 (R)	Bit 2 (R)	Bit 1 (R/W)	Bit 0 (R/W)

Table 16. Backlight controller modes

VTH1	VTH0	Mode
0	0	Default value V _{FBx,FAULT} =8 V
- * QO.	0	V _{FBx,FAULT} =2 V
0	1	V _{FBx,FAULT} =3.3 V
x C 1	1	No protection

Note: VTH0, VTH1 = shorted LED threshold selection bits.

6 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: www.st.com. ECOPACK[®] is an ST trademark.

Table 17. VFQFPN-24 mechanical data

	Dim.	Min	Тур	Max
	Α	0.80	0.90	1.00
	A1	0.00	0.02	0.05
	A3		0.20	
	b	0.18	0.25	0.30
	D	3.85	4.00	4.15
	D2	2.5	2.6	2.7
	E	3.85	4.00	4.15
	E2	2.5	2.6	2.7
	е		0.50)
	L	0.30	0.40	0.50
	ddd			0.08
Obsole	L	51(5)		




Figure 6. VFQFPN-24 mechanical data

18/20 Doc ID 15564 Rev 1

PM6602 Revision history

7 Revision history

Table 18. Document revision history

Date	Revision	Changes
03-June-2009	1	Initial release.



Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2009 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

20/20 Doc ID 15564 Rev 1

