





High power NPN silicon power transistors.
These devices are designed for linear amplifiers, series pass regulators, and inductive switching applications.

Features:

- Forward biased second breakdown current capability
 $I_{S/b} = 2.5 \text{ A dc at } V_{CE} = 60 \text{ V dc.}$
- Pb-free packages.

(TO-3)




Style 1:
Pin 1. Base
2. Emitter
Collector (Case)

Dimensions	Minimum	Maximum
A	1.550 (39.37)	Reference
B	-	1.050 (26.67)
C	0.250 (6.35)	0.335 (8.51)
D	0.038 (0.97)	0.043 (1.09)
E	0.055 (1.40)	0.070 (1.77)
G	0.430 (10.92)	BSC
H	0.215 (5.46)	BSC
K	0.440 (11.18)	0.480 (12.19)
L	0.665 (16.89)	BSC
N	-	0.830 (21.08)
Q	0.151 (3.84)	0.165 (4.19)
U	1.187 (30.15)	BSC
V	0.131 (3.33)	0.188 (4.77)

Dimensions : Inches (Millimetres)

20 and 30 Ampere
Power Transistors
NPN Silicon
40 and 60 Volts, 150 Watts



(TO-3)
Case 1-07
Style 1

Maximum Ratings (Note 1)

Rating	Symbol	2N3772	Unit
Collector-Emitter Voltage	V_{CEO}	60	V dc
Collector-Emitter Voltage	V_{CEX}	80	
Collector-Base Voltage	V_{CB}	100	
Emitter-Base Voltage	V_{EB}	7.0	
Collector Current - Continuous - Peak	I_C	20 30	A dc
Base Current - Continuous - Peak	I_B	5.0 15	
Total Device Dissipation at $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	150 0.855	W W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200	$^\circ\text{C}$

Thermal Characteristics

Characteristics	Symbol	Maximum	Unit
Thermal Resistance, Junction-to-Case	θ_{JC}	1.17	$^\circ\text{C/W}$

Stresses exceeding maximum ratings may damage the device. Maximum ratings are stress ratings only. Functional operation above the recommended operating conditions is not implied. Extended exposure to stresses above the recommended operating conditions may affect device reliability.

1. Indicates JEDEC registered data.

Electrical Characteristics ($T_C = 25^\circ\text{C}$ unless otherwise noted)


Characteristic		Symbol	Minimum	Maximum	Unit
Off Characteristics					
Collector-Emitter Sustaining Voltage (Note 2 and 3) (I _C = 0.2 A dc, I _B = 0)	2N3772	V _{EO (sus)}	60	-	V dc
Collector-Emitter Sustaining Voltage (I _C = 0.2A dc, V _{EB (off)} = 1.5 V dc, R _{BE} = 100Ω)	2N3772	V _{CEX (sus)}	80	-	
Collector-Emitter Sustaining Voltage (I _C = 0.2A dc, R _{BE} = 100Ω)	2N3772	V _{CER (sus)}	70	-	
Collector Cut off Current (Note 2) (V _{CE} = 50V dc, I _B = 0) (V _{CE} = 25V dc, I _B = 0)	2N3772	I _{CEO}	-	10	mA dc
Collector Cut off Current (Note 2) (V _{CE} = 100V dc, V _{EB (off)} = 1.5V dc) (V _{CE} = 45V dc, V _{EB (off)} = 1.5V dc, T _C = 150°C	2N3772 2N3772	I _{CEV}	-	5.0 10	

Electrical Characteristics ($T_C = 25^\circ\text{C}$ unless otherwise noted)


Characteristic		Symbol	Minimum	Maximum	Unit
Collector Cut off Current (Note 2) (V _{CB} = 100V dc, I _E = 0)	2N3772	I _{CBO}	-	5.0	mA dc
Emitter Cut off Current (Note 2) (V _{BE} = 7.0Vdc, I _C = 0)	2N3772	I _{EBO}	-	5.0	
On Characteristics (Note 2)					
DC Current Gain (Note 3) (I _C = 10A dc, V _{CE} = 4.0V dc) (I _C = 20A dc, V _{CE} = 4.0V dc)	2N3772 2N3772	h _{FE}	15 5.0	60 -	-
Collector-Emitter Saturation Voltage (I _C = 10A dc, I _B = 1.0A dc) (I _C = 20A dc, I _B = 4.0A dc)	2N3772 2N3772	V _{CE (sat)}	-	1.4 4.0	V dc
Base-Emitter on Voltage (I _C = 10A dc, V _{CE} = 4.0V dc) (I _C = 8.0A dc, V _{CE} = 4.0V dc)	2N3772	V _{BE (on)}	-	2.2	
Dynamic Characteristics (Note 2)					
Current-Gain - Bandwidth Product (I _C = 1.0A dc, V _{CE} = 4.0V dc, f _{test} = 50kHz)		f _T	0.2	-	MHz
Small-Signal Current Gain (I _C = 1.0A dc, V _{CE} = 4.0V dc, f = 1.0kHz)		h _{fe}	40	-	-
Second Breakdown					
Second Breakdown Energy with Base Forward Biased, t = 1.0s (non-repetitive) (V _{CE} = 60V dc)	2N3772	I _{S/b}	2.5	-	A dc

2. Indicates JEDEC registered data.


3. Pulse Test: $300\mu\text{s}$, Rep. Rate 60cps.

Power Derating


Thermal Response




Active-Region Safe Operating Area



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation: i.e., the transistor must not be subjected to greater dissipation than curves indicate.

Is based on JEDEC registered data. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} < 200^{\circ}\text{C}$. $T_{J(pk)}$ may be calculated from the data of using data of and the pulse power limits of Figure 3, $T_{J(pk)}$ will be found to be less than $T_{J(max)}$ for pulse widths of 1ms and less. When using ON Semiconductor transistors, it is permissible to increase the pulse power limits until limited by $T_{J(max)}$.



R_B and R_C are varied to obtain desired current levels


D1 must be fast recovery type, e.g.:

1N5825 used above I_B to 100mA


MSD6100 used below I_B to 100mA

Switching Time Test Circuit


Turn-On Time




Turn-Off Time




Capacitance



DC Current Gain



Collector Saturation Region



Part Number Table

Description	Part Number
Transistor, NPN, TO-3	2N3772

Disclaimer This data sheet and its contents (the "Information") belong to the Premier Farnell Group (the "Group") or are licensed to it. No licence is granted for the use of it other than for information purposes in connection with the products to which it relates. No licence of any intellectual property rights is granted. The Information is subject to change without notice and replaces all data sheets previously supplied. The Information supplied is believed to be accurate but the Group assumes no responsibility for its accuracy or completeness, any error in or omission from it or for any use made of it. Users of this data sheet should check for themselves the Information and the suitability of the products for their purpose and not make any assumptions based on information included or omitted. Liability for loss or damage resulting from any reliance on the Information or use of it (including liability resulting from negligence or where the Group was aware of the possibility of such loss or damage arising) is excluded. This will not operate to limit or restrict the Group's liability for death or personal injury resulting from its negligence. SPC Multicomp is the registered trademark of the Group. © Premier Farnell plc 2008.