

Introduction

The Xilinx LogiCORE™ IP LTE MIMO Decoder v2.0 implements the uplink MIMO decoding functions for applications following the “3rd Generation Partnership Projects (3GPP); Evolved Universal Radio Access (E-UTRA); Physical Channels and Modulation (Release 9), 3GPP TS 36.211 V9.0.0 (2009-12) specification [Ref 1].

Features

- MMSE MIMO Decoder for spatial multiplexing MIMO systems
- Parameterizable drop-in module for Virtex®-5, Virtex®-6 and Virtex®-6L devices
- Compliance with 3GPP-LTE specification, AXI4-Stream interface
- Key component of Xilinx LTE Baseband Targeted Design Platform
- High resource efficiency
- Supports four receive and four transmit antennas (4x4 spatial multiplexing MIMO system)
- Supports up to four antennas at the base station
- Supports up to four mobiles with one transmit antenna each, in MU-MIMO mode
- Supports one mobile with four transmit antennas in SU-MIMO mode
- Support for receive diversity only mode
- Bit accurate behavioral C model available
- Synchronous clear input
- Clock enable input

LogiCORE IP Facts Table	
Core Specifics	
Supported Device Family ⁽¹⁾	Virtex-5, Virtex-6 and Virtex-6L
Supported User Interfaces	AXI4-Stream
Provided with Core	
Documentation	Product Brief Product Specification C Model User Guide
Design Files	Netlist
Example Design	Not Provided
Test Bench	Contact Xilinx Support
Constraints File	Not Provided
Simulation Model	VHDL or Verilog Simulation Model Bit Accurate C Model
Tested Design Tools	
Design Entry Tools	ISE 12.4
Simulation	Mentor Graphics ModelSim 6.5c
Synthesis Tools	XST 12.4
Support	
Provided by Xilinx, Inc.	

1. For a complete listing of supported devices, see the [release notes](#) for this core.

Applications

- Base station applications implementing eNodeB following the LTE specification [Ref 1]. The LTE MIMO Decoder v2.0 can perform the MMSE MIMO decoding function for uplink reception.
- Applications that can use a spatial multiplexing MMSE MIMO decoder that meet the timing and latency constraints of the LTE specification [Ref 1].

The LTE MIMO Decoder v2.0 designed to fulfill the demanding processing requirements of MIMO decode in evolved 3GPP-LTE compliant base stations. A high level block diagram of the MIMO decoder and its location in the uplink system is shown in Figure 1. It is an MMSE MIMO decoder for spatial multiplexing MU-MIMO or SU-MIMO systems and is also optimized for receive diversity only systems. The core has been designed to meet the 3GPP-LTE timing and latency constraints.




Figure 1: Block Diagram of a 3GPP-LTE Uplink Receiver

References

1. 3rd Generation Partnership Projects (3GPP); Evolved Universal Radio Access (E-UTRA); Physical Channels and Modulation (Release 9), 3GPP TS 36.211 V9.0.0 (2009-12)

Support

Xilinx provides technical support at www.xilinx.com/support for this LogiCORE IP product when used as described in the product documentation. Xilinx cannot guarantee timing, functionality, or support of product if implemented in devices that are not defined in the documentation, if customized beyond that allowed in the product documentation, or if changes are made to any section of the design labeled *DO NOT MODIFY*.

Refer to the IP Release Notes Guide (XTP025) for more information on this core. There will be a link to all DSP IP and then to the relevant core. For each core, there is a master Answer Record that contains the Release Notes and Known Issues list for the core being used. The following information is listed for each version of the core:

- New Features
- Bug Fixes
- Known Issues

Ordering Information

This Xilinx LogiCORE IP module is provided under the terms of the [Xilinx Core Site License](#) and the core is generated using the Xilinx ISE® CORE Generator™ software. The CORE Generator software is shipped with the Xilinx ISE Design Suite software.

For full access to all core functionality in simulation and in hardware, you must purchase a license for the core. Please contact your local Xilinx sales representative for information on pricing and availability of Xilinx LogiCORE IP modules. Information about additional modules is also available at the [Xilinx IP Center](#).

Revision History

The following table shows the revision history for this document:

Date	Version	Description of Revisions
12/02/09	1.0	Initial Xilinx release.
12/14/10	2.0	Updated for ISE release 12.4 and version 2.0 of decoder

Notice of Disclaimer

Xilinx is providing this product documentation, hereinafter "Information," to you "AS IS" with no warranty of any kind, express or implied. Xilinx makes no representation that the Information, or any particular implementation thereof, is free from any claims of infringement. You are responsible for obtaining any rights you may require for any implementation based on the Information. All specifications are subject to change without notice. XILINX EXPRESSLY DISCLAIMS ANY WARRANTY WHATSOEVER WITH RESPECT TO THE ADEQUACY OF THE INFORMATION OR ANY IMPLEMENTATION BASED THEREON, INCLUDING BUT NOT LIMITED TO ANY WARRANTIES OR REPRESENTATIONS THAT THIS IMPLEMENTATION IS FREE FROM CLAIMS OF INFRINGEMENT AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE. Except as stated herein, none of the Information may be copied, reproduced, distributed, republished, downloaded, displayed, posted, or transmitted in any form or by any means including, but not limited to, electronic, mechanical, photocopying, recording, or otherwise, without the prior written consent of Xilinx.