# BLA1011-200R; BLA1011S-200R

## **Avionics LDMOS transistors**

Rev. 01 — 23 February 2010

**Product data sheet** 

## 1. Product profile

#### 1.1 General description

200 W LDMOS avionics power transistor for transmitter applications at frequencies from 1030 MHz to 1090 MHz.

Table 1. Typical performance

RF performance at  $T_h$  = 25 °C in a common source class-AB test circuit;  $I_{Dq}$  = 150 mA; typical values.

Mode of operation	Conditions	V <sub>DS</sub> (V)	P <sub>L</sub> (W)	G <sub>p</sub> (dB)	η <sub>D</sub> (%)	t <sub>r</sub> (ns)	t <sub>f</sub> (ns)
Pulsed class-AB:	$t_p$ = 50 $\mu$ s; $\delta$ = 2 %	36	200	15	50	35	6
1030 MHz to 1090 MHz	$t_p = 128 \ \mu s; \ \delta = 2 \ \%$	36	250	14	50	35	6
	$t_p = 340 \ \mu s; \ \delta = 1 \ \%$	36	250	14	50	35	6

#### **CAUTION**



This device is sensitive to ElectroStatic Discharge (ESD). Therefore care should be taken during transport and handling.

## 1.2 Features and benefits

- Typical pulsed class-AB performance at a frequencies from 1030 MHz to 1090 MHz, a supply voltage of 36 V and an I<sub>Dq</sub> of 150 mA:
  - ◆ Load power ≥ 200 W
  - ◆ Gain ≥ 13 dB
  - ◆ Efficiency ≥ 45 %
  - Rise time ≤ 50 ns
  - Fall time ≤ 50 ns
- High power gain
- Easy power control
- Excellent ruggedness
- Source on mounting flange eliminates DC isolators, reducing common mode inductance
- Compliant to Directive 2002/95/EC, regarding Restriction of Hazardous Substances (RoHS)



## 1.3 Applications

Avionics transmitter applications in the 1030 MHz to 1090 MHz frequency range.

## 2. Pinning information

Table 2. Pinning

Pin	Description	Simplified outline	Graphic symbol
BLA1011	I-200R (SOT502A)		
1	drain		
2	gate		1 لــر
3	source		2
			3 sym039
BLA1011	IS-200R (SOT502B)		
1	drain		
2	gate	1 3	1 لــر
3	source	[1]	2 →
			3 sym039

<sup>[1]</sup> Connected to flange.

## 3. Ordering information

Table 3. Ordering information

Type number	Package									
	Name	Description	Version							
BLA1011-200R	-	flanged LDMOST ceramic package; 2 mounting holes; 2 leads	SOT502A							
BLA1011S-200R	-	earless flanged LDMOST ceramic package; 2 leads	SOT502B							

## 4. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{DS}$	drain-source voltage		-	75	V
$V_{GS}$	gate-source voltage		-	±22	V
P <sub>tot</sub>	total power dissipation	$T_h \leq 25~^{\circ}C;~t_p$ = 50 $\mu s;~\delta$ = 2 %	-	700	W
T <sub>stg</sub>	storage temperature		-65	+150	°C
$T_j$	junction temperature		-	200	°C

#### 5. Thermal characteristics

Table 5. Thermal characteristics

Symbol	Parameter	Conditions	Тур	Unit
$Z_{\text{th(j-h)}}$	transient thermal impedance from junction to heatsink	T <sub>h</sub> = 25 °C	<u>[1]</u> 0.15	K/W

<sup>[1]</sup> Thermal resistance is determined under RF operating conditions;  $t_p = 50 \mu s$ ,  $\delta = 10 \%$ .

#### 6. Characteristics

Table 6. Characteristics

 $T_i = 25$  °C unless otherwise specified

,						
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{(BR)DSS}$	drain-source breakdown voltage	$V_{GS} = 0 \text{ V}; I_D = 3 \text{ mA}$	75	-	-	V
V <sub>GS(th)</sub>	gate-source threshold voltage	$V_{DS} = 10 \text{ V}; I_{D} = 300 \text{ mA}$	4	-	5	V
I <sub>DSS</sub>	drain leakage current	$V_{GS} = 0 \text{ V}; V_{DS} = 36 \text{ V}$	-	-	1	μΑ
I <sub>DSX</sub>	drain cut-off current	$V_{GS} = V_{GS(th)} + 9 \text{ V};$ $V_{DS} = 10 \text{ V}$	45	-	-	Α
I <sub>GSS</sub>	gate leakage current	$V_{GS} = \pm 20 \text{ V}; V_{DS} = 0 \text{ V}$	-	-	1	μΑ
9 <sub>fs</sub>	forward transconductance	$V_{DS} = 10 \text{ V}; I_D = 10 \text{ A}$	-	9	-	S
R <sub>DS(on)</sub>	drain-source on-state resistance	$V_{GS} = 9 \text{ V}; I_D = 10 \text{ A}$	-	60	-	$m\Omega$

## 7. Application information


Table 7. Application information

RF performance in a common source pulsed class-AB circuit; ( $t_p = 50~\mu s$ ;  $\delta = 2~\%$ ); f = 1030~MHz and 1090 MHz;  $T_h = 25~\%$ ;  $Z_{th(mb-h)} = 0.15~\text{K/W}$ ;  $I_{Dq} = 150~\text{mA}$ ; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{DS}$	drain-source voltage		-	36	-	V
P <sub>L</sub>	output power	$t_p = 50 \ \mu s; \ \delta = 2 \ \%$	-	200		W
Gp	power gain	P <sub>L</sub> = 200 W	13	-		dB
$\eta_{D}$	drain efficiency	$t_p$ = 50 $\mu$ s; $\delta$ = 2 %	45	-		%
t <sub>r</sub>	rise time		-	-	50	ns
t <sub>f</sub>	fall time		-	-	50	ns


### 7.1 Ruggedness in class-AB operation

The BLA1011-200R and BLA1011S-200R are capable of withstanding a load mismatch corresponding to VSWR = 5:1 through all phases under the following conditions:  $V_{DS} = 36 \text{ V}$ ; f = 1030 MHz to 1090 MHz at rated load power.




 $V_{DS} = 36 \text{ V}; I_{Dq} = 150 \text{ mA}; f = 1060 \text{ MHz}; t_p = 50 \text{ }\mu\text{s}; \delta = 2 \%$ 

Fig 1. Power gain and drain efficiency as functions of load power; typical values




 $V_{DS}$  = 36 V;  $I_{Dq}$  = 150 mA; f = 1060 MHz;  $t_p$  = 50  $\mu s;$   $\delta$  = 2 %

Fig 2. Load power as a function of drive power; typical values




 $V_{DS}$  = 36 V; f = 1060 MHz;  $t_p$  = 50  $\mu$ s;  $\delta$  = 2 %

Fig 3. Power gain as a function of load power; typical values




 $V_{DS}=36$  V;  $I_{Dq}=150$  mA;  $P_i=5.5$  W; f=1060 MHz;  $t_p=50~\mu s;~\delta=2~\%$ 

Fig 4. Load power and power gain as functions of gate-source voltage; typical values




 $V_{DS}$  = 36 V;  $I_{Dq}$  = 150 mA;  $P_L$  = 200 W;  $t_p$  = 50  $\mu s;$   $\delta$  = 2 %

Fig 5. Power gain and drain efficiency a functions of frequency; typical values



 $V_{DS}$  = 36 V;  $I_{Dq}$  = 150 mA;  $P_L$  = 200 W;  $t_p$  = 50  $\mu s;$   $\delta$  = 2 %


Fig 6. Input Impedance as a function of frequency (series components); typical values



 $V_{DS}$  = 36 V;  $I_{Dq}$  = 150 mA;  $P_L$  = 200 W;  $t_p$  = 50  $\mu s;$   $\delta$  = 2 %

Fig 7. Load impedance as a function of frequency (series components); typical values

## 8. Test information



Dimensions in mm.

The components are situated on one side of the copper-clad Duroid Printed-Circuit Board (PCB) with  $\epsilon_r$  = 6.2 and thickness 0.64 mm

The other side is unetched and serves as a ground plane.

See <u>Table 8</u> for list of components.

Fig 8. Component layout for 1030 MHz to 1090 MHz test circuit

Table 8. List of components (see Figure 8)

Component	Description		Value	Dimensions
C1	multilayer ceramic chip capacitor	[1]	39 pF	
C2	multilayer ceramic chip capacitor	[2]	4.3 pF	
C3	multilayer ceramic chip capacitor	[1]	11 pF	
C4, C7	multilayer ceramic chip capacitor	[1]	62 pF	
C5	multilayer ceramic chip capacitor	[1]	100 pF	
C6	electrolytic capacitor		$47~\mu F;20~V$	
C8	multilayer ceramic chip capacitor	[2]	20 pF	
C9	multilayer ceramic chip capacitor	[1]	47 pF	
C10	multilayer ceramic chip capacitor	[3]	1.2 nF	
C11	electrolytic capacitor		47 μF; 63 V	
L1	$\Omega$ -shaped enamelled 1 mm copper wire			length = 38 mm
R1	metal film resistor		301 Ω	
R2	SMD 0508 resistor		18 Ω	

<sup>[1]</sup> American Technical Ceramics type 100A or capacitor of same quality.


<sup>[2]</sup> American Technical Ceramics type 100B or capacitor of same quality.

<sup>[3]</sup> American Technical Ceramics type 700 or capacitor of same quality.

## 9. Package outline



SOT502A



OUTLINE VERSION		REFER	EUROPEAN	ISSUE DATE		
	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT502A						<del>99-12-28</del> 03-01-10

Fig 9. Package outline SOT502A


BLA1011-200R\_1011S-200R\_1

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2010. All rights reserved.

### Earless flanged LDMOST ceramic package; 2 leads

SOT502B



UNIT	A	b	С	D	D <sub>1</sub>	Е	E <sub>1</sub>	F	н	L	Q	U <sub>1</sub>	U <sub>2</sub>
mm	4.72	12.83	0.15	20.02	19.96	9.50	9.53	1.14	19.94	5.33	1.70	20.70	9.91

UNIT	A	b	С	D	D <sub>1</sub>	E	E <sub>1</sub>	F	Н	L	Q	U <sub>1</sub>	U <sub>2</sub>	w <sub>2</sub>
mm	4.72 3.43	12.83 12.57	0.15 0.08		19.96 19.66		9.53 9.25	1.14 0.89	19.94 18.92	5.33 4.32	1.70 1.45	20.70 20.45	9.91 9.65	0.25
inches	0.186 0.135	0.505 0.495							0.785 0.745				0.390 0.380	0.010

OUTLINE			REFER	EUROPEAN	ISSUE DATE	
	VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE
	SOT502B					<del>03-01-10-</del> 07-05-09

Fig 10. Package outline SOT502B

BLA1011-200R\_1011S-200R\_1

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2010. All rights reserved.

## 10. Abbreviations

Table 9. Abbreviations

Acronym	Description
$I_{Dq}$	quiescent drain current
LDMOS	Laterally Diffused Metal-Oxide Semiconductor
LDMOST	Laterally Diffused Metal-Oxide Semiconductor Transistor
RF	Radio Frequency
SMD	Surface Mount Device
VSWR	Voltage Standing-Wave Ratio

## 11. Revision history

### Table 10. Revision history

Document ID	Release date	Data sheet status	Change notice Supersedes
BLA1011-200R_1011S-200R_1	20100223	Product data sheet	-

## 12. Legal information

#### 12.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

#### 12.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### 12.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or

malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on a weakness or default in the customer application/use or the application/use of customer's third party customer(s) (hereinafter both referred to as "Application"). It is customer's sole responsibility to check whether the NXP Semiconductors product is suitable and fit for the Application planned. Customer has to do all necessary testing for the Application in order to avoid a default of the Application and the product. NXP Semiconductors does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

Non-automotive qualified products — Unless the data sheet of an NXP Semiconductors product expressly states that the product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the

BLA1011-200R\_1011S-200R\_1

### **NXP Semiconductors**

## BLA1011-200R; BLA1011S-200R

**Avionics LDMOS transistors** 

product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

#### 12.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

#### 13. Contact information

For more information, please visit: <a href="http://www.nxp.com">http://www.nxp.com</a>

For sales office addresses, please send an email to: <a href="mailto:salesaddresses@nxp.com">salesaddresses@nxp.com</a>

# BLA1011-200R; BLA1011S-200R

### **NXP Semiconductors**

**Avionics LDMOS transistors** 

## 14. Contents

1	Product profile	1
1.1	General description	1
1.2	Features and benefits	
1.3	Applications	2
2	Pinning information	2
3	Ordering information	2
4	Limiting values	2
5	Thermal characteristics	3
6	Characteristics	3
7	Application information	3
7.1	Ruggedness in class-AB operation	3
8	Test information	6
9	Package outline	8
10	Abbreviations 1	0
11	Revision history 1	0
12	Legal information 1	11
12.1	Data sheet status	11
12.2	Definitions	11
12.3	Disclaimers	11
12.4	Trademarks1	12
13	Contact information 1	2
11	Contents	12

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

## **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

NXP:

BLA1011-200R,112 BLA1011S-200R,112