

87C58/80C58 CHMOS SINGLE-CHIP 8-BIT MICROCONTROLLER WITH 32K BYTES USER PROGRAMMABLE EPROM

87C58/80C58—3.5 MHz to 12 MHz, $V_{CC} = 5V \pm 20\%$ 87C58/80C58-1—3.5 MHz to 16 MHz, $V_{CC} = 5V \pm 20\%$

- **High Performance CHMOS EPROM**
- Three 16-Bit Timer/Counters
- Programmable Clock Out
- **■** Up/Down Timer/Counter
- Three Level Program Lock System
- 32K On-Chip EPROM/ROM
- 256 Bytes of On-Chip Data RAM
- Improved Quick Pulse Programming™ Algorithm
- Boolean Processor
- 32 Programmable I/O Lines

- **■** 6 Interrupt Sources
- **■** Four Level Interrupt Priority Structure
- Programmable Serial Channel with:
 - Framing Error Detection
 - Automatic Address Recognition
- TTL and CMOS Compatible Logic Levels
- 64K External Program Memory Space
- 64K External Data Memory Space
- MCS®-51 Compatible Instruction Set
- Power Saving Idle and Power Down Modes
- ONCE™ (On-Circuit Emulation) Mode

MEMORY ORGANIZATION

PROGRAM MEMORY: Up to 32K bytes of the program memory can reside in the on-chip EPROM. The device can also address up to 64K of program memory external to the chip.

DATA MEMORY: This microcontroller has a 256 x 8 on-chip RAM. In addition it can address up to 64K bytes of external data memory.

The Intel 87C58/80C58 is a single-chip control-oriented microcontroller which is fabricated on Intel's reliable CHMOS III-E technology. Being a member of the MCS-51 family, the 87C58/80C58 uses the same powerful instruction set, has the same architecture, and is pin-for-pin compatible with the existing MCS-51 family of products. The 87C58/80C58 is an enhanced version of the 87C51/80C51BH. It's added features make it an even more powerful microcontroller for applications that require clock output, and up/down counting capabilities such as motor control. It also has a more versatile serial channel that facilitates multi-processor communications. Throughout this document 8XC58 will refer to both the 87C58 and the 80C58.






Figure 1. 8XC58 Block Diagram






Figure 2. Pin Connections

PACKAGES

Part	Prefix	Package Type
8XC58	Р	40-Pin Plastic DIP
87C58	D	40-Pin CERDIP
8XC58	N	44-Pin PLCC

PIN DESCRIPTIONS

V_{CC}: Supply voltage.

VSS: Circuit ground.

V_{SS1}: Secondary ground (in PLCC only). Provided to reduce ground bounce and improve power supply by-passing.

NOTE:

This pin is not a substitute for the V_{SS} pin (pin 22).

7-197



Port 0: Port 0 is an 8-bit, open drain, bidirectional I/O port. As an output port each pin can sink several LS TTL inputs. Port 0 pins that have 1's written to them float, and in that state can be used as high-impedance inputs.

Port 0 is also the multiplexed low-order address and data bus during accesses to external Program and Data Memory. In this application it uses strong internal pullups when emitting 1's, and can source and sink several LS TTL inputs.

Port 0 also receives the code bytes during EPROM programming, and outputs the code bytes during program verification. External pullup resistors are required during program verification.

Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pullups. The Port 1 output buffers can drive LS TTL inputs. Port 1 pins that have 1's written to them are pulled high by the internal pullups, and in that state can be used as inputs. As inputs, Port 1 pins that are externally being pulled low will source current (I_{IL}, on the data sheet) because of the internal pullups.

In addition, Port 1 serves the functions of the following special features of the 8XC58:

Port Pin	Alternate Function
P1.0	T2 (External Count Input to Timer/ Counter 2), Clock-Out
P1.1	T2EX (Timer/Counter 2 Capture/ Reload Trigger and Direction Control)

Port 1 receives the low-order address bytes during EPROM programming and verifying.

Port 2: Port 2 is an 8-bit bidirectional I/O port with internal pullups. The Port 2 output buffers can drive LS TTL inputs. Port 2 pins that have 1's written to them are pulled high by the internal pullups, and in that state can be used as inputs. As inputs, Port 2 pins that are externally being pulled low will source current (I_{IL}, on the data sheet) because of the internal pullups.

Port 2 emits the high-order address byte during fetches from external Program Memory and during accesses to external Data Memory that use 16-bit addresses (MOVX @DPTR). In this application it uses strong internal pullups when emitting 1's. During accesses to external Data Memory that use 8-bit addresses (MOVX @Ri), Port 2 emits the contents of the P2 Special Function Register.

Some Port 2 pins receive the high-order address bits during EPROM programming and program verification.

Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pullups. The Port 3 output buffers can drive LS TTL inputs. Port 3 pins that have 1's written to them are pulled high by the internal pullups, and in that state can be used as inputs. As inputs, Port 3 pins that are externally being pulled low will source current (I_{IL}, on the data sheet) because of the pullups.

Port 3 also serves the functions of various special features of the 8051 Family, as listed below:

Port Pin	Alternate Function
P3.0	RXD (serial input port)
P3.1	TXD (serial output port)
P3.2	INTO (external interrupt 0)
P3.3	INT1 (external interrupt 1)
P3.4	T0 (Timer 0 external input)
P3.5	T1 (Timer 1 external input)
P3.6	WR (external data memory write strobe)
P3.7	RD (external data memory read strobe)

RST: Reset input. A high on this pin for two machine cycles while the oscillator is running resets the device. The port pins will be driven to their reset condition when a minimum V_{IH1} voltage is applied whether the oscillator is running or not. An internal pull-down resistor permits a power-on reset with only a capacitor connected to V_{CC} .

ALE: Address Latch Enable output pulse for latching the low byte of the address during accesses to external memory. This pin (ALE/PROG) is also the program pulse input during EPROM programming for the 87C58.

In normal operation ALE is emitted at a constant rate of ½ the oscillator frequency, and may be used for external timing or clocking purposes. Note, however, that one ALE pulse is skipped during each access to external Data Memory.

If desired, ALE operation can be disabled by setting bit 0 of SFR location 8EH. With the bit set, ALE is active only during a MOVX instruction. Otherwise, the pin is weakly pulled high.

Throughout the remainder of this data sheet, ALE will refer to the signal coming out of the ALE/PROG pin, and the pin will be referred to as the ALE/PROG pin.

PSEN: Program Store Enable is the read strobe to external Program Memory.



When the 8XC58 is executing code from external Program Memory, PSEN is activated twice each machine cycle, except that two PSEN activations are skipped during each access to external Data Memory.

EA/V_{PP}: External Access enable. EA must be strapped to VSS in order to enable the device to fetch code from external Program Memory locations 0000H to 0FFFFH. Note, however, that if any of the Lock bits are programmed, EA will be internally latched on reset.

EA should be strapped to V_{CC} for internal program executions.

This pin also receives the programming supply voltage (Vpp) during EPROM programming.

XTAL1: Input to the inverting oscillator amplifier.

XTAL2: Output from the inverting oscillator amplifier.

OSCILLATOR CHARACTERISTICS

XTAL1 and XTAL2 are the input and output, respectively, of a inverting amplifier which can be configured for use as an on-chip oscillator, as shown in Figure 3. Either a quartz crystal or ceramic resonator may be used. More detailed information concerning the use of the on-chip oscillator is available in Application Note AP-155, "Oscillators for Microcontrollers."




Figure 3. Oscillator Connections

To drive the device from an external clock source, XTAL1 should be driven, while XTAL2 floats, as shown in Figure 4. There are no requirements on the duty cycle of the external clock signal, since the input to the internal clocking circuitry is through a divide-by-two flip-flop, but minimum and maximum high and low times specified on the data sheet must be observed.

An external oscillator may encounter as much as a 100 pF load at XTAL1 when it starts up. This is due to interaction between the amplifier and its feedback capacitance. Once the external signal meets the V_{IL} and V_{IH} specifications the capacitance will not exceed 20 pF.




Figure 4. External Clock Drive Configuration

IDLE MODE

The user's software can invoke the Idle Mode. When the microcontroller is in this mode, power consumption is reduced. The Special Function Registers and the onboard RAM retain their values during Idle, but the processor stops executing instructions. Idle Mode will be exited if the chip is reset or if an enabled interrupt occurs.

POWER DOWN MODE

To save even more power, a Power Down mode can be invoked by software. In this mode, the oscillator is stopped and the instruction that invoked Power Down is the last instruction executed. The on-chip RAM and Special Function Registers retain their values until the Power Down mode is terminated.

On the 8XC58 either a hardware reset or an external interrupt can cause an exit from Power Down. Reset redefines all the SFRs but does not change the on-chip RAM. An external interrupt allows both the SFRs and on-chip RAM to retain their values.

To properly terminate Power down the reset or external interrupt should not be executed before V_{CC} is restored to its normal operating level and must be held active long enough for the oscillator to restart and stabilize (normally less than 10 ms).



With an external interrupt, INTO and INT1 must be enabled and configured as level-sensitive. Holding the pin low restarts the oscillator but bringing the pin back high completes the exit. Once the interrupt is serviced, the next instruction to be executed after RETI will be the one following the instruction that put the device into Power Down.

DESIGN CONSIDERATION

- The window on the 87C58 must be covered by an opaque label. Otherwise, the DC and AC characteristics may not be met, and the device may functionally be impaired.
- When the idle mode is terminated by a hardware reset, the device normally resumes program execution, from where it left off, up to two machine cycles before the internal reset algorithm takes control. On-chip hardware inhibits access to internal RAM in this event, but access to the port pins is not inhibited. To eliminate the possibility of an unexpected write when Idle is terminated by reset, the instruction following the one that invokes

Idle should not be one that writes to a port pin or to external memory.

ONCETM MODE

The ONCE ("On-Circuit Emulation") Mode facilitates testing and debugging of systems using the 8XC58 without the 8XC58 having to be removed from the circuit. The ONCE Mode is invoked by:

- 1) Pull ALE low while the device is in reset and PSEN is high;
- 2) Hold ALE low as RST is deactivated.

While the device is in ONCE Mode, the Port 0 pins go into a float state, and the other port pins and ALE and PSEN are weakly pulled high. The oscillator circuit remains active. While the 8XC58 is in this mode, an emulator or test CPU can be used to drive the circuit. Normal operation is restored when a normal reset is applied.

Table 1. Status of the External Pins during Idle and Power Down

Mode	Program Memory	ALE	PSEN	PORT0	PORT1	PORT2	PORT3
ldle	Internal	1	1	Data	Data	Data	Data
Idle	External	1	1	Float	Data	Address	Data
Power Down	Internal	0	0	Data	Data	Data	Data
Power Down	External	0	0	Float	Data	Data	Data

NOTE:

For more detailed information on the reduced power modes refer to current Embedded Controller Handbook, and Application Note AP-252, "Designing with the 80C51BH."



ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias 0°C to +70°C
Storage Temperature65°C to +150°C
Voltage on EA/V _{PP} Pin to V _{SS} 0V to +13.0V
Voltage on Any Other Pin to $V_{SS} \ \dots -0.5 V$ to $+6.5 V$
I _{OL} Per I/O Pin
Power Dissipation

NOTICE: This data sheet contains information on products in the sampling and initial production phases of development. The specifications are subject to change without notice.

ADVANCED INFORMATION—CONTACT INTEL FOR DESIGN-IN INFORMATION

Operating Conditions: T_A (Under Bias) = 0°C to +70°C; V_{CC} = 5V ±20%; V_{SS} = 0V

D.C. CHARACTERISTICS: (Under Operating Conditions)

Symbol	Parameter	Min	Typ (Note 4)	Max	Unit	Test Conditions
V _{IL}	Input Low Voltage	-0.5		0.2 V _{CC} -0.1	V	7
V _{IL1}	Input Low Voltage EA	0		0.2 V _{CC} -0.3	V	
V _{IH}	Input High Voltage (Except XTAL1, RST)	0.2 V _{CC} + 0.9		V _{CC} +0.5	٧	
V _{IH1}	Input High Voltage (XTAL1, RST)	0.7 V _{CC}		V _{CC} +0.5	٧	
V _{OL}	Output Low Voltage (Note 5)			0.3	٧	I _{OL} = 100 μA (Note 1)
	(Ports 1, 2, and 3)			0.45	٧	I _{OL} = 1.6 mA (Note 1)
				1.0	V	I _{OL} = 3.5 mA (Note 1)
V _{OL1}	Output Low Voltage (Note 5)			0.3	V	I _{OL} = 200 μA (Note 1)
	(Port 0, ALE, PSEN)			0.45	V	I _{OL} = 3.2 mA (Note 1)
				1.0	٧	I _{OL} = 7.0 mA (Note 1)
V _{ОН}	Output High Voltage	V _{CC} -0.3			٧	$I_{OH} = -10 \mu A$
	(Ports 1, 2, and 3, ALE, PSEN)	V _{CC} -0.7			٧	$I_{OH} = -30 \mu\text{A}$
		V _{CC} -1.5			٧	$I_{OH} = -60 \mu A$
V _{OH1}	Output High Voltage	V _{CC} -0.3			٧	$I_{OH} = -200 \mu A$
	(Port 0 in External Bus Mode)	V _{CC} -0.7			٧	$I_{OH} = -3.2 \text{mA}$
		V _{CC} -1.5			٧	$I_{OH} = -7.0 \text{ mA}$
հլը Մ	Logical 0 Input Current (Ports 1, 2, and 3)			-50	μΑ	V _{IN} = 0.45V
ILI	Input leakage Current (Port 0)			± 10	μΑ	0.45 < V _{IN} < V _{CC}
I _{TL}	Logical 1 to 0 Transition Current (Ports 1, 2, and 3)			-650	μΑ	$V_{IN} = 2V$
RRST	RST Pulldown Resistor	40		225	ΚΩ	
CIO	Pin Capacitance		10		рF	@1 MHz, 25°C
lcc	Power Supply Current: Running at 12 MHz (Figure 5) Idle Mode at 12 MHz (Figure 5) Power Down Mode		20 5 15	40 10 100	mA mA μA	(Note 3)

^{*}WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.



NOTES:

- 1. Capacitive loading on Ports 0 and 2 may cause spurious noise pulses above 0.4V to be superimposed on the VOI s of ALE and Ports 1, 2, and 3. The noise is due to external bus capacitance discharging into the Port 0 and Port 2 pins when these pins change from 1 to 0. In applications where capacitive loading exceeds 100 pF, the noise pulses on these signals may exceed 0.8V. It may be desirable to qualify ALE or other signals with Schmitt triggers or CMOS-level input logic.
- 2. Capacitive loading on Ports 0 and 2 cause the VOH on ALE and PSEN to drop below the 0.9 VCC specification when the address lines are stabilizing.
- See Figures 6-9 for test conditions. Minimum V_{CC} for Power Down is 2V.
- 4. Typicals are based on limited number of samples and are not guaranteed. The values listed are at room temperature and
- 5. Under steady state (non-transient) conditions, IOL must be externally limited as follows:

Maximum In per port pin:

10mA

Maximum IOL per 8-bit port-Port 0:

26 mA 15 mA

Ports 1, 2 and 3:

Maximum total IOL for all output pins: 71 mA

If IOL exceeds the test condition, VOL may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.





Figure 5. I_{CC} vs Frequency



CLOCK (NC) XTAL2 XTAL1 Vss 270900-8

All other pins disconnected TCLCH = TCHCL = 5 ns

Figure 6. I_{CC} Test Condition, Active Mode

Figure 7. I_{CC} Test Condition Idle Mode




Figure 8. I_{CC} Test Condition, Power Down Mode $V_{CC}=2.0V\ to\ 6.0V$




Figure 9. Clock Signal Waveform for I_{CC} Tests in Active and Idle Modes. TCLCH = TCHCL = 5 ns



EXPLANATION OF THE AC SYMBOLS

Each timing symbol has 5 characters. The first character is always a 'T' (stands for time). The other characters, depending on their positions, stand for the name of a signal or the logical status of that signal. The following is a list of all the characters and what they stand for.

A: Address

C: Clock

D: Input Data

H: Logic level HIGH

I: Instruction (program memory contents)

L: Logic level LOW, or ALE

P: PSEN

Q: Output Data

R: RD signal

T: Time

V: Valid

W: WA signal

X: No longer a valid logic level

Z: Float

For example,

TAVLL = Time from Address Valid to ALE Low

TLLPL = Time from ALE Low to PSEN Low

A.C. CHARACTERISTICS (Under Operating Conditions, Load Capacitance for Port 0, ALE/PROG and PSEN = 100 pF, Load Capacitance for All Other Outputs = 80 pF)


ADVANCED INFORMATION—CONTACT INTEL FOR DESIGN-IN INFORMATION

EXTERNAL PROGRAM MEMORY CHARACTERISTICS


Symbol	Parameter	12 MHz	Oscillator	Variable (Units	
- Cymbol	·	Min	Max	Min	Max	Oilito
1/TCLCL	Oscillator Frequency			3.5	16	MHz
TLHLL	ALE Pulse Width	127		2TCLCL-40		ns
TAVLL	Address Valid to ALE Low	43		TCLCL-40		ns
TLLAX	Address Hold After ALE Low	53		TCLCL-30		ns
TLLIV	ALE Low to Valid Instruction In		234		4TCLCL-100	ns
TLLPL	ALE Low to PSEN Low	53		TCLCL-30		ns
TPLPH	PSEN Pulse Width	205		3TCLCL-45		ns
TPLIV	PSEN Low to Valid Instruction In		145		3TCLCL - 105	ns
TPXIX	Input Instruction Hold After PSEN	0		0		ns
TPXIZ	Input Instruction Float After PSEN		59		TCLCL - 25	ns
TAVIV	Address to Valid Instruction In		312		5TCLCL - 105	ns
TPLAZ	PSEN Low to Address Float		10		10	ns
TRLRH	RD Pulse Width	400		6TCLCL - 100		ns
TWLWH	WR Pulse Width	400		6TCLCL - 100		ns
TRLDV	RD Low to Valid Data In		252		5TCLCL - 165	ns
TRHDX	Data Hold After RD	0		0		ns
TRHDZ	Data Float After RD		107		2TCLCL-60	ns
TLLDV	ALE Low to Valid Data In		517		8TCLCL - 150	ns
TAVDV	Address to Valid Data In		585		9TCLCL-165	ns
TLLWL	ALE Low to RD or WR Low	200	300	3TCLCL-50	3TCLCL + 50	ns
TAVWL	Address Valid to WR Low	203		4TCLCL-130		ns
TQVWX	Data Valid before WR	33		TCLCL-50		ns
TWHQX	Data Hold after WR	33		TCLCL - 50		ns
TQVWH	Data Valid to WR High	433		7TCLCL - 150		ns
TRLAZ	RD Low to Address Float		0		0	ns
TWHLH	RD or WR High to ALE High	43	123	TCLCL-40	TCLCL+40	ns



EXTERNAL PROGRAM MEMORY READ CYCLE




EXTERNAL DATA MEMORY READ CYCLE





EXTERNAL DATA MEMORY WRITE CYCLE




SERIAL PORT TIMING - SHIFT REGISTER MODE

Test Conditions: $T_A = 0$ °C to +70°C; $V_{CC} = 5V \pm 20$ %; $V_{SS} = 0V$; Load Capacitance = 80 pF

Symbol	Parameter	12 MHz Oscillator		Variable (Units	
Symbol	Farameter	Min	Max	Min	Max	
TXLXL	Serial Port Clock Cycle Time	1		12TCLCL		μs
TQVXH	Output Data Setup to Clock Rising Edge	700		10TCLCL - 133		ns
TXHQX	Output Data Hold after Clock Rising Edge	50		2TCLCL-117		ns
TXHDX	Input Data Hold After Clock Rising Edge	0		0		ns
TXHDV	Clock Rising Edge to Input Data Valid		700		10TCLCL - 133	ns

SHIFT REGISTER MODE TIMING WAVEFORMS







EXTERNAL CLOCK DRIVE


Symbol	Parameter	Min	√Max	Units
1/TCLCL	Oscillator Frequency 8XC58 8XC58-1	3.5 3.5	12 16	MHz
TCHCX	High Time	20		ns
TCLCX Low Time		20		ns
TCLCH Rise Time			20	ns
TCHCL	Fall Time		20	ns

EXTERNAL CLOCK DRIVE WAVEFORM



A.C. TESTING INPUT





when a 100 mV change from the loaded V_{OH}/V_{OL} level occurs.

Table 2. EPROM Programming Modes

 $I_{OL}/I_{OH} \ge \pm 20$ mA.

Mode		RST	PSEN	ALE/ PROG	EA/ V _{PP}	P2.6	P2.7	P3.3	P3.6	P3.7
Program Code Data		н	L	T	12.75V	L	Н	Н	н	Н
Verify Code Data		Н	L	Н	н	L	L	L	Н	Н
Program Encryp Array Address 0		Н	L	v	12.75V	L	Н	Н	L	Н
Program Lock	Bit 1	н	L	v	12.75V	Н	Н	Н	Н	Н
Bits	Bit 2	Н	L	ı	12.75V	Н	Н	Н	L	L
	Bit 3	Н	L	T	12.75V	Н	L	H	н	L
Read Signature Byte		Н	L	Н	Н	L	L	L	L	L

7



DEFINITION OF TERMS

ADDRESS LINES: P1.0-P1.7, P2.0-P2.5, P3.4 respectively for A0-A14.

DATA LINES: P0.0-P0.7 for D0-D7.

CONTROL SIGNALS: RST, <u>PSEN</u>, P2.6, P2.7, P3.3, P3.6, P3.7

PROGRAM SIGNALS: ALE/PROG. EA/Vpp

PROGRAMMING THE EPROM

The part must be running with a 4 MHz to 6 MHz oscillator. The address of an EPROM location to be programmed is applied to address lines while the code byte to be programmed in that location is applied to data lines. Control and program signals must be held at the levels indicated in Table 2. Normally EA/Vpp is held at logic high until just before ALE/PROG is to be pulsed. The EA/Vpp is raised to Vpp, ALE/PROG is pulsed low and then EA/Vpp is returned to a high (also refer to timing diagrams).

NOTE:

Exceeding the V_{PP} maximum for any amount of time could damage the device permanently. The V_{PP} source must be well regulated and free of glitches.

PROGRAMMING ALGORITHM

Refer to Table 2 and Figures 10 and 11 for address, data, and control signals set up. To program the 87C58 the following sequence must be exercised.

- 1. Input the valid address on the address lines.
- 2. Input the appropriate data byte on the data lines.
- Activate the correct combination of control signals.
- 4. Raise \overline{EA}/V_{PP} from V_{CC} to 12.75V \pm 0.25V.
- Pulse ALE/PROG 5 times for the EPROM array, and 25 times for the encryption table and the lock bits.

Repeat 1 through 5 changing the address and data for the entire array or until the end of the object file is reached.

PROGRAM VERIFY

Program verify may be done after each byte that is programmed, or after a block of bytes that is programmed. In either case a complete verify of the entire array that has been programmed will ensure a reliable programming of the 87C58.

The lock bits cannot be directly verified. Verification of the lock bits is done by observing that their features are enabled. Refer to the EPROM Program Lock section in this data sheet.




Figure 10. Programming the EPROM




Figure 11. Programming Signal's Waveforms

ROM and EPROM Lock System

The 87C58 and the 80C58 program lock systems, when programmed, protect the onboard program against software piracy.

The 80C58 has a one-level program lock system and a 64-byte encryption table. See line 2 of Table 3. If program protection is desired, the user submits the encryption table with their code, and both the lock-bit and encryption array are programmed by the factory. The encryption array is not available without the lock bit. For the lock bit to be programmed, the user must submit an encryption table.

The 87C58 has a 3-level program lock system and a 64-byte encryption array. Since this is an EPROM device, all locations are user programmable. See Table 3.

Encryption Array

Within the EPROM array are 64 bytes of Encryption Array that are initially unprogrammed (all 1's). Every time that a byte is addressed during a verify, 6 address lines are used to select a byte of the Encryption Array. This byte is then exclusive-NOR'ed (XNOR) with the code byte, creating an Encryption Verify byte. The algorithm, with the array in the unprogrammed state (all 1's), will return the code in it's original, unmodified form. For programming the Encryption Array, refer to Table 2 (Programming the EPROM).

Program Lock Bits

The 87C58 has 3 programmable lock bits that when programmed according to Table 3 will provide different levels of protection for the on-chip code and data.

Erasing the EPROM also erases the encryption array and the program lock bits, returning the part to full functionality.

Reading the Signature Bytes

The 87C58/80C58 each has 3 signature bytes in locations 30H, 31H, and 60H. To read these bytes follow the procedure for EPROM verify, but activate the control lines provided in Table 2 for Read Signature Byte.

Location	Content					
Location	87C58	80C58				
30H	89H	89H				
31H	58H	58H				
60H	58H	58H/18H				

Erasure Characteristics (Windowed Packages Only)

Erasure of the EPROM begins to occur when the chip is exposed to light with wavelength shorter than



approximately 4,000 Angstroms. Since sunlight and fluorescent lighting have wavelengths in this range, exposure to these light sources over an extended time (about 1 week in sunlight, or 3 years in room-level fluorescent lighting) could cause inadvertent erasure. If an application subjects the device to this type of exposure, it is suggested that an opaque label be placed over the window.

The recommended erasure procedure is exposure to ultraviolet light (at 2537 Angstroms) to an integrated dose of at least 15 W-sec/cm². Exposing the EPROM to an ultraviolet lamp of 12,000 μ W/cm² rating for 30 minutes, at a distance of about 1 inch, should be sufficient.

Erasure leaves all the EPROM Cells in a 1's state.

Table 3. Program Lock Bits and the Features

Ī	Program Lock Bits		Bits	Protection Type
	LB1	LB2	LB3	1 Total and Type
1	U	U	U	No Program Lock features enabled. (Code verify will still be encrypted by the Encryption Array if programmed.)
2	P	U	U	MOVC instructions executed from external program memory are disabled from fetching code bytes from internal memory, EA is sampled and latched on Reset, and further programming of the EPROM is disabled.
3	Р	Р	U	Same as 2, also verify is disabled.
4	Р	Р	Р	Same as 3, also external execution is disabled.

Any other combination of the lock bits is not defined.

EPROM PROGRAMMING AND VERIFICATION CHARACTERISTICS


 $(T_A = 21^{\circ}C \text{ to } 27^{\circ}C; V_{CC} = 5V \pm 20\%; V_{SS} = 0V)$

ADVANCED INFORMATION—CONTACT INTEL FOR DESIGN-IN INFORMATION

Symbol	Parameter	Min	Max	Units
V _{PP}	Programming Supply Voltage	12.5	13.0	>
lpp	Programming Supply Current		- 75	mA
1/TCLCL	Oscillator Frequency	4	6	MHz
TAVGL	Address Setup to PROG Low	48TCLCL		
TGHAX	Address Hold after PROG	48TCLCL		
TDVGL	Data Setup to PROG Low	48TCLCL		
TGHDX	Data Hold after PROG	48TCLCL		
TEHSH	(Enable) High to V _{PP}	48TCLCL		
TSHGL	V _{PP} Setup to PROG Low	10		μs
TGHSL	V _{PP} Hold after PROG	10		μs
TGLGH	PROG Width	90	110	μs
TAVQV	Address to Data Valid		48TCLCL	
TELQV	ENABLE Low to Data Valid		48TCLCL	
TEHQZ	Data Float after ENABLE	0	48TCLCL	
TGHGL	PROG High to PROG Low	10		μs



EPROM PROGRAMMING AND VERIFICATION WAVEFORMS



DATA SHEET REVISION SUMMARY

This is Rev.1 of the 87C58/80C58 Data Sheet.



87C58/80C58

EXPRESS

87C58/80C58—3.5 MHz to 12 MHz, $V_{CC}=5V\pm20\%$ 87C58-1/80C58-1—3.5 MHz to 16 MHz, $V_{CC}=5V\pm20\%$

■ Extended Temperature Range

■ Burn-In

The Intel EXPRESS system offers enhancements to the operational specifications of the MCS®-51 family of microcontrollers. These EXPRESS products are designed to meet the needs of those applications whose operating requirements exceed commercial standards.

The EXPRESS program includes the commercial standard temperature range with burn-in and an extended temperature range with or without burn-in.

With the commercial standard temperature range, operational characteristics are guaranteed over the temperature range of 0° C to 70° C. With the extended temperature range option, operational characteristics are guaranteed over the range of -40° C to $+85^{\circ}$ C.

The optional burn-in is dynamic for a minimum time of 168 hours at 125°C with $V_{CC}=6.9V\pm0.25V$, following quidelines in MIL-STD-883, Method 1015.

Package types and EXPRESS versions are identified by a one- or two-letter prefix to the part number. The prefixes are listed in Table 1.

For the extended temperature range option, this data sheet specifies the parameters which deviate from their commercial temperature range limits. The commercial temperature range data sheets are applicable for all parameters not listed here.

This data sheet is valid in conjunction with the commercial 87C58/80C58 data sheet, 270900-001.



Electrical Deviations from Commercial Specifications for Extended Temperature Range

D.C. and A.C. parameters not included here are the same as in the commercial temperature range data sheets.

D.C. CHARACTERISTICS $T_A = -40^{\circ}C$ to $+85^{\circ}C$; $V_{CC} = 5V \pm 20\%$; $V_{SS} = 0V$

Symbol	Parameter		Limits		Test	
	T di difficioli	Min	Max	Unit	Conditions	
I _{TL}	Logical 1 to 0 Transition Current (Ports 1, 2 and 3)		-750	μΑ	V _{IN} = 2V	

Table 1. Prefix Identification

Prefix	Package Type	Temperature Range	Burn-In
Р	Plastic	Commercial	No
D*	Cerdip	Commercial	No
N	PLCC	Commercial	No
TP	Plastic	Extended	No
TD*	Cerdip	Extended	No
TN	PLCC	Extended	No
LP	Plastic	Extended	Yes
LD*	Cerdip	Extended	Yes
LN	PLCC	Extended	Yes

NOTE:

Commercial temperature range is 0°C to 70°C. Extended temperature range is −40°C to +85°C.

• Burn-in is dynamic for a minimum time of 168 hours at 125°C, V_{CC} = 6.9V ±0.25V, following guidelines in MIL-STD-883 Method 1015 (Test Condition D).

FYAMPI ES

P80C58 indicates 80C58 in a plastic package and specified for commercial temperature range, without burn-in. LD80C58 indicates 80C58 in a cerdip package and specified for extended temperature range with burn-in.

DATA SHEET REVISION SUMMARY

This is the -001 version of the 87C58/80C58 Express data sheet.

7

^{*}Available in EPROM version only.