

# Si9100/Si9101

# 3-W High-Voltage Switchmode Regulators

### **FEATURES**

- 10 to 70 V Input Range
- Current-mode Control
- On chip 150 V, 5 Ω
   MOSFET Switch
- Reference Selection
  - Si9100  $\pm$ 1% Si9101 -  $\pm$ 10%

- Internal Oscillator (1 MHz)
- SHUTDOWN and RESET
- High Efficiency Operation (> 80%)
- Internal Start-up Circuit


### DESCRIPTION

The Si9100/Si9101 high-voltage switchmode regulators are monolithic BiC/DMOS integrated circuits which contain most of the components necessary to implement high-efficiency dc-to-dc converters up to 3 watts. They can either be operated from a low-voltage dc supply, or directly from a 10- to 70-V unregulated dc power source. The Si9100/Si9101 may be used with an appropriate transformer to implement most single-ended isolated

power converter topologies (i.e., flyback and forward), or by using a level shift circuit can generate  $a + 5\,\text{V}$  or  $a - 5\,\text{V}$  non-isolated output from a  $-48\,\text{V}$  source.

The Si9100/Si9101 is available in 14-pin plastic, CerDIP and PLCC 20-pin packages, and is specified over the military, A suffix (-55 to 125°C) and industrial, D suffix (-40 to 85°C) temperature ranges.

### **FUNCTIONAL BLOCK DIAGRAM**



NOTE: Figures in parenthesis represent pin numbers for 20-pin package.

# Si9100/Si9101



## **ABSOLUTE MAXIMUM RATINGS**

Voltages Referenced to $-V_{IN}$ (Note: $V_{CC} < +V_{IN} + 0.3 \text{ V}$ )					
V <sub>CC</sub> 15 V					
+ V <sub>IN</sub>					
V <sub>DS</sub>					
I <sub>D</sub> (Peak) (Note: 300 μs pulse, 2% duty cycle) 2.5 A					
I <sub>D</sub> (rms)					
Linear Inputs (FEEDBACK, SOURCE)0.3 V to 7 V					
HV Preregulator Input Current (continuous) 3 mA					
Storage Temperature         (A Suffix)         -65 to 150°C           (D Suffix)         -65 to 125°C					

	A Suffix)55 to 125°C D Suffix)40 to 85°C
	150°C
Power Dissipation (Packag	e)*
•	fix)** 1000 mW
14-Pin Plastic DIP (J Suffix	)***
20-Pin PLCC (N Suffix)***	* 1400 mW
Thermal Impedance ( $\Theta_{JA}$ )	
14-Pin Ceramic DIP	100°C/W
	167°C/W
20-Pin PLCC	90°C/W

<sup>\*</sup>Device mounted with all leads soldered or welded to PC board.

## RECOMMENDED OPERATING RANGE

Voltages Referenced to -V <sub>IN</sub>	
V <sub>CC</sub>	R <sub>OSC</sub>
+ V <sub>IN</sub>	Linear Inputs
f <sub>OSC</sub>	Digital Inputs

SPECIFICATIONS <sup>a</sup>									
		TEST CONDITIONS Unless Otherwise Specified			LIMITS				
		$ \begin{array}{l} \text{DISCHARGE} = -\text{V}_{\text{IN}} = 0 \text{ V} \\ \text{V}_{\text{CC}} = 10 \text{ V}, +\text{V}_{\text{IN}} = 48 \text{ V} \\ \text{R}_{\text{BIAS}} = 390 \text{ k}\Omega \\ \text{R}_{\text{OSC}} = 330 \text{ k}\Omega \end{array} $	1 = 25° 2 = 85,1 3 = -40	25°C		I <b>FFIX</b> 125°C		JFFIX 85°C	
PARAMETER	SYMBOL		ТЕМР	TYP⁴	MINÞ	MAXb	MIN	MAX <sup>b</sup>	UNIT
REFERENCE									
Output Voltage	V <sub>R</sub>	OSC IN = $-V_{IN}$ (OSC Disabled) R <sub>L</sub> = 10 M $\Omega$	1	4.0	3.92	4.08	3.92	4.08	٧
Output Impedance <sup>c</sup>	Z <sub>OUT</sub>		1	30	15	45	15	45	kΩ
Short Circuit Current	I <sub>SREF</sub>	$V_{REF} = -V_{IN}$	1	100	70	130	70	130	μΑ
Temperature Stability <sup>c</sup>	T <sub>REF</sub>		2,3	0.1		0.25		0.25	mV/°C
OSCILLATOR						,			
Maximum Frequency <sup>c</sup>	f <sub>MAX</sub>	R <sub>OSC</sub> = 0	1	3	1		1		MHz
Initial Accuracy	fosc	R <sub>OSC</sub> = 330 k, See Note e	1	100	80	120	80	120	kHz
		R <sub>OSC</sub> = 150 k, See Note e	1	200	160	240	160	240	l
Voltage Stability	Δf/f	$\Delta f/f = f(13.5 \text{ V}) - f(9.5 \text{ V}) / f(9.5 \text{ V})$	1	10		15		15	%
Temperature Coefficient <sup>c</sup>	Tosc		2,3	200		500		500	ppm/°C

<sup>\*\*</sup>Derate 10 mW/°C above 50°C

<sup>\*\*\*</sup>Derate 6 mW/°C above 25°C

<sup>\*\*\*\*</sup>Derate 11.2 mW/°C above 25°C



SPECIFICATIONS										
		TEST CONDITIONS Unless Otherwise Specified				LIMITS				
		$V_{CC} = 10 \text{ V, } + V_{IN} =$	$V_{CC} = 10 \text{ V, } + V_{IN} = 48 \text{ V}$ $R_{BIAS} = 390 \text{ k}\Omega$		= 25°C != 85,125°C != -40,-55°C		A SUFFIX -55 to 125°C		D SUFFIX -40 to 85°C	
PARAMETER	SYMBOL			TEMP	TY₽₫	WINP	MAXb	MINÞ	MAXb	UNIT
ERROR AMPLIFIER										
Feedback Input Voltage	V <sub>FB</sub>	FB Tied to COMP OSC IN $= -V_{IN}$ (OSC Disabled)	Si9100 Si9101	1 1	4.00 4.00	3.96 3.60	4.04 4.40	3.96 3.60	4.04 4.40	٧
Input BIAS Current	I <sub>FB</sub>	OSC IN = -V <sub>IN,</sub> V <sub>FB</sub> =	4 V	1	25		500		500	nA
Input OFFSET Voltage	Vos			1	± 15		± 40		± 40	m۷
Open Loop Voltage Gain <sup>c</sup>	A <sub>VOL</sub>	OSC IN = - V <sub>IN</sub> , (OSC Di	isabled)	1	80	60		60		dB
Unity Gain Bandwidth <sup>c</sup>	BW			1	1					MHz
Dynamic Output Impedance <sup>c</sup>	Z <sub>OUT</sub>			1	1000		2000		2000	Ω
Output Current	l <sub>out</sub>	Source (V <sub>FB</sub> = 3.4 V)		1	-2.0		-1.4		-1.4	mA
		Sink (V <sub>FB</sub> = 4.5 V)		1	0.15	0.12		0.12		<u> </u>
Power Supply Rejection	PSRR	OSC IN = - V <sub>IN</sub> , (OSC Disabled)		1	70	50		50		dB
CURRENT LIMIT										
Threshold Voltage	V <sub>SOURCE</sub>	$R_L = 100~\Omega$ from DRAIN to $V_{CC}$ $V_{FB} = 0~V$		1	1.2	1.0	1.4	1.0	1.4	٧
Delay to Output <sup>c</sup>	ŧа	$R_L = 100~\Omega$ from DRAIN to $V_{CC}$ $V_{SOURCE} = 1.5$ V, See Figure 1		1	100		200		200	ns
PREREGULATOR/STA	RTUP									
Input Voltage	+ V <sub>1N</sub>	i <sub>IN</sub> = 100 μA		1			70		70	٧
Input Leakage Current	+ I <sub>iN</sub>	$V_{CC} \ge 9.4 \text{ V}$		1			10	-	10	μА
Preregulator Startup Current	I <sub>START</sub>	Pulse Width $\leq$ 300 $V_{CC} = V_{UVLO}$	μs	1	15	8		8		mA
V <sub>CC</sub> Preregulator Turn- OFF Threshold Voltage	V <sub>REG</sub>	IPREREGULATOR = 10	μА	1	8.6	7.8	9.4	7.8	9.4	
Undervoltage Lockout	V <sub>UVLO</sub>	$R_L = 100 \Omega$ from DRAIN to $V_{CC}$ See Detailed Description		1	8.1	7.0	8.9	7.0	8.9	v
V <sub>REG</sub> -V <sub>UVLO</sub>	V <sub>DELTA</sub>			1	0.6	0.3		0.3		
SUPPLY										
Supply Current	Icc			1	0.6	0.45	1.0	0.45	1.0	mA
Bias Current	I <sub>BIAS</sub>			1	15	10	20	10	20	μА
LOGIC		<del></del>		-		-	-			
SHUTDOWN Delay	t <sub>SD</sub>	V <sub>SOURCE</sub> = -V <sub>IN</sub> , See Figure 2		1	50		100		100	ns
SHUTDOWN Pulse Width	t <sub>sw</sub>	See Figure 3		1		50		50		


# Si9100/Si9101



SPECIFICATIONS <sup>a</sup>									
···		TEST CONDITIONS Unless Otherwise Specified	1 = 25°C 2 = 85,125°C 3 = -40,-55°C		LIMITS				
		$\begin{array}{l} \text{DISCHARGE} = -\text{V}_{\text{IN}} = 0 \text{ V} \\ \text{V}_{\text{CC}} = 10 \text{ V}, +\text{V}_{\text{IN}} = 48 \text{ V} \\ \text{R}_{\text{BIAS}} = 390 \text{ k}\Omega \\ \text{R}_{\text{OSC}} = 330 \text{ k}\Omega \end{array}$			<b>A SUFFIX</b> -55 to 125°C		<b>D SUFFIX</b> -40 to 85°C		
PARAMETER	SYMBOL		TEMP	TYPd	WINp	MAX <sup>b</sup>	MINÞ	MAXb	UNIT
LOGIC (Cont'd)				·	-				
RESET Pulse Width	t <sub>RW</sub>		1		50		50		
Latching Pulse Width SHUTDOWN and RESET LOW	t <sub>LW</sub>	See Figure 3	1		25		25		ns
Input LOW Voltage	V <sub>IL</sub>		1			2.0		2.0	٧
Input HIGH Voltage	V <sub>IH</sub>		1		8.0		8.0		
Input Current Input Voltage HIGH	I <sub>IH</sub>	V <sub>IN</sub> = 10 V	1	1		5		5	μА
Input Current Input Voltage LOW	l <sub>IL</sub>	V <sub>iN</sub> = 0 V	1	-25	-35		-35		
MOSFET SWITCH									
Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{SOURCE} = V_{\overline{SHUTDOWN}} = 0 \text{ V}$ $I_{DRAIN} = 100 \mu\text{A}$	2,3	180	150		150		٧
Drain-Source ON Resistance <sup>f</sup>	r <sub>DS(ON)</sub>	V <sub>SOURCE</sub> = 0 V I <sub>DRAIN</sub> = 100 mA	1	3		5		5	Ω
Drain OFF Leakage Current	l <sub>DSS</sub>	$V_{SOURCE} = V_{\overline{SHUTDOWN}} = 0 V$ $V_{DRAIN} = 100 V$	1			10		10	μА
Drain Capacitance	C <sub>DS</sub>	V <sub>SOURCE</sub> = V <sub>SHUTDOWN</sub> = 0 V	1	35					pF

aRefer to PROCESS OPTION FLOWCHART for additional information.

### **TIMING WAVEFORMS**



The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.


<sup>&</sup>lt;sup>c</sup>Guaranteed by design, not subject to production test.


<sup>&</sup>lt;sup>d</sup>Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.

<sup>°</sup>C<sub>STRAY</sub> Pin 8 = ≤5 pF Temperature coefficient of r<sub>DS(ON)</sub> is 0.75% per °C, typical.





### TYPICAL CHARACTERSITICS





### PIN CONFIGURATION





FUNCTION	14-pin DIP Pin #	PLCC-20* Pin #						
BIAS	1	2						
+V <sub>IN</sub>	2	3						
DRAIN	3	5						
SOURCE	4	7						
-V <sub>IN</sub>	5	8						
V <sub>CC</sub>	6	9						
OSC OUT	7	10						
OSC IN	8	11						
DISCHARGE	9	12						
V <sub>REF</sub>	10	14						
SHUTDOWN	11	16						
RESET	12	17						
COMP	13	18						
FB	14	20						
* Pins 1 4 6 13 15 and 19 = N/C								

\* Pins 1, 4, 6, 13, 15 and 19 = N/C

## Plastic: Si9100DJ, Si9101DJ

Si9100AK

### PREREGULATOR/STARTUP SECTION

Due to the low quiescent current requirement of the Si9100 control circuitry, bias power can be supplied from the unregulated input power source, from an external regulated low-voltage supply, or from an auxiliary "bootstrap" winding on the output inductor or transformer.

When power is first applied during startup,  $+V_{IN}$  (pin 2) will draw a constant current. The magnitude of this current is determined by a high-voltage depletion MOSFET device which is connected between  $+V_{IN}$  and  $V_{CC}$  (pin 6). This startup circuitry provides initial power to the IC by charging an external bypass capacitance connected to the  $V_{CC}$  pin. The constant current is disabled when  $V_{CC}$  exceeds 8.6 V. If  $V_{CC}$  is not forced to

exceed the  $8.6\,\mathrm{V}$  threshold, then  $V_{CC}$  will be regulated to a nominal value of  $8.6\,\mathrm{V}$  by the preregulator circuit.

As the supply voltage rises toward the normal operating conditions, an internal undervoltage (UV) lockout circuit keeps the output MOSFET disabled until  $V_{CC}$  exceeds the undervoltage lockout threshold (typically 8.1 V). This guarantees that the control logic will be functioning properly and that sufficient gate drive voltage is available before the MOSFET turns ON. The design of the IC is such that the undervoltage lockout threshold will not exceed the preregulator turn-off voltage. Power dissipation can be minimized by providing an external power source to  $V_{CC}$  such that the constant current source is always disabled.

## **DETAILED DESCRIPTION (Cont'd)**

# Siliconix incorporated

**NOTE:** During startup or when  $V_{CC}$  drops below 8.6 V the startup circuit is capable of sourcing up to 20 mA. This may lead to a high level of power dissipation in the IC (for a 48 V input, approximately 1 W). Excessive start-up time caused by external loading of the  $V_{CC}$  supply can result in device damage. Figure 4 gives the typical preregulator current at start-up as a function of input voltage.

### BIAS

To properly set the bias for the Si9100, a 390 k $\Omega$  resistor should be tied from BIAS (pin 1) to  $-V_{IN}$  (pin 5). This determines the magnitude of bias current in all of the analog sections and the pull-up current for the SHUTDOWN and RESET pins. The current flowing in the bias resistor is nominally 15  $\mu$ A.

### REFERENCE SECTION

The reference section of the Si9100 consists of a temperature compensated buried zener and trimmable divider network. The output of the reference section is connected internally to the non-inverting input of the error amplifier. Nominal reference output voltage is 4 V. During the reference trimming procedure the error amplifier is connected for unity gain in order to compensate for the input offset voltage in the error amplifier.

The output impedance of the reference section has been purposely made high so that a low impedance external voltage source can be used to override the internal voltage source, if desired, without otherwise altering the performance of the device.

Applications which use a separate external reference, such as circuits employing optical coupling in the feedback loop, do not require a trimmed voltage reference with 1% accuracy. The Si9101 accommodates the requirements of these applications at a lower cost, by leaving the reference voltage untrimmed. The 10% accurate reference thus provided is sufficient to establish a dc bias point for the error amplifier.

### **ERROR AMPLIFIER**

Closed-loop regulation is provided by the error amplifier, which is intended for use with "around-the-amplifier" compensation. A MOS differential input stage provides for low input leakage current. The noninverting input to the error amplifier (V<sub>REF</sub>) is internally connected to the output of the reference supply and should be bypassed with a small capacitor to ground.

### OSCILLATOR SECTION

The oscillator consists of a ring of CMOS inverters, capacitors, and a capacitor discharge switch. Frequency

is set by an external resistor between the OSC IN and OSC OUT pins. (See Figure 5 for details of resistor value vs. frequency.) The DISCHARGE pin should be tied to  $-V_{IN}$  for normal internal oscillator operation. A frequency divider in the logic section limits switch duty cycle to  $\leq 50\%$  by locking the switching frequency to one half of the oscillator frequency.

Remote synchronization is accomplished by capacitive coupling of a positive SYNC pulse into the OSC IN (pin 8) terminal. For a 5 V pulse amplitude and 0.5  $\mu s$  pulse width, typical values would be 100 pF in series with 3  $k\Omega$  to  $\,$  pin 8.

### SHUTDOWN AND RESET

SHUTDOWN (pin 11) and RESET (pin 12) are intended for overriding the output MOSFET switch via external control logic. The two inputs are fed through a latch preceding the output switch. Depending on the logic state of RESET, SHUTDOWN can be either a latched or unlatched input. The output is OFF whenever SHUTDOWN is low. By simultaneously having SHUTDOWN and RESET low, the latch is set and SHUTDOWN has no effect until RESET goes high. The truth table for these inputs is given in Table 1.

Both pins have internal current source pull-ups and should be left disconnected when not in use. An added feature of the current sources is the ability to connect a capacitor and an open-collector driver to the SHUTDOWN or RESET pins to provide variable shutdown time.

Table 1. Truth Table for the SHUTDOWN and RESET Pins


SHUTDOWN	RESET	OUTPUT
н	н	Normal Operation
н	~_	Normal Operation (No Change)
. L	н	OFF (Not Latched)
L	Ł	OFF (Latched)
_ <b>_</b>	L	OFF (Latched) (No Change)


### **OUTPUT SWITCH**

The output switch is a 5  $\Omega$ , 150 V lateral DMOS device. Like discrete MOSFETs, the switch contains an intrinsic body-drain diode. However, the body contact in the Si9100 is connected internally to  $-V_{IN}$  and is independent of the SOURCE.




## **APPLICATIONS**





One-watt Flyback Converter for Telecommunications Power Supplies\*



\* For additional information on using the Si9100 in telecommunications and ISDN power supplies, see AN87-1 and AN87-2.