

IXDF504 / IXDI504 / IXDN504

4 Ampere Dual Low-Side Ultrafast MOSFET Drivers

Features

- Built using the advantages and compatibility of CMOS and IXYS HDMOS™ processes
- Latch-Up Protected up to 4 Amps
- High Peak Output Current: 4A Peak
- Wide Operating Range: 4.5V to 30V
- -55°C to +125°C Extended Operating Temperature
- High Capacitive Load Drive Capability: 1800pF in <15ns
- Matched Rise And Fall Times
- Low Propagation Delay Time
- Low Output Impedance
- Low Supply Current
- Two Drivers in Single Chip

Applications

- Driving MOSFETs and IGBTs
- Motor Controls
- Line Drivers
- Pulse Generators
- Local Power ON/OFF Switch
- Switch Mode Power Supplies (SMPS)
- DC to DC Converters
- Pulse Transformer Driver
- Class D Switching Amplifiers
- Power Charge Pumps

General Description

The IXDF504, IXDI504 and IXDN504 each consist of two 4-Amp CMOS high speed MOSFET Gate Drivers for driving the latest IXYS MOSFETs & IGBTs. Each of the outputs can source and sink 4 Amps of Peak Current while producing voltage rise and fall times of less than 15ns. The input of each driver is TTL or CMOS compatible and is virtually immune to latch up. Patented* design innovations eliminate cross conduction and current "shoot-through". Improved speed and drive capabilities are further enhanced by very fast, matched rise and fall times.

The IXDF504 is configured with one Gate Driver Inverting + one Gate Driver Non-Inverting. The IXDI504 is configured as a Dual Inverting Gate Driver, and the IXDN504 is configured as a Dual Non-Inverting Gate Driver.




The IXDF504, IXDI504 and IXDN504 are each available in the 8-Pin P-DIP (PI) package, the 8-Pin SOIC (SIA) package, and the 6-Lead DFN (D1) package, (which occupies less than 65% of the board area of the 8-Pin SOIC).

*United States Patent 6,917,227

Ordering Information

Part Number	Description	Package Type	Packing Style	Pack Qty	Configuration
IXDF504PI	4A Low Side Gate Driver I.C.	8-Pin PDIP	Tube	50	Dual Drivers, one Inverting and one Non-Inverting
IXDF504SIA	4A Low Side Gate Driver I.C.	8-Pin SOIC	Tube	94	
IXDF504SIAT/R	4A Low Side Gate Driver I.C.	8-Pin SOIC	13" Tape and Reel	2500	
IXDF504D1	4A Low Side Gate Driver I.C.	6-Lead DFN	2" x 2" Waffle Pack	56	
IXDF504D1T/R	4A Low Side Gate Driver I.C.	6-Lead DFN	13" Tape and Reel	2500	
IXDI504PI	4A Low Side Gate Driver I.C.	8-Pin PDIP	Tube	50	Dual Inverting Drivers
IXDI504SIA	4A Low Side Gate Driver I.C.	8-Pin SOIC	Tube	94	
IXDI504SIAT/R	4A Low Side Gate Driver I.C.	8-Pin SOIC	13" Tape and Reel	2500	
IXDI504D1	4A Low Side Gate Driver I.C.	6-Lead DFN	2" x 2" Waffle Pack	56	
IXDI504D1T/R	4A Low Side Gate Driver I.C.	6-Lead DFN	13" Tape and Reel	2500	
IXDN504PI	4A Low Side Gate Driver I.C.	8-Pin PDIP	Tube	50	Dual Non-Inverting Drivers
IXDN504SIA	4A Low Side Gate Driver I.C.	8-Pin SOIC	Tube	94	
IXDN504SIAT/R	4A Low Side Gate Driver I.C.	8-Pin SOIC	13" Tape and Reel	2500	
IXDN504D1	4A Low Side Gate Driver I.C.	6-Lead DFN	2" x 2" Waffle Pack	56	
IXDN504D1T/R	4A Low Side Gate Driver I.C.	6-Lead DFN	13" Tape and Reel	2500	

NOTE: All parts are lead-free and RoHS Compliant

Figure 1 - IXDF504 Inverting + Non-Inverting 4A Gate Driver Functional Block Diagram

Figure 2 - IXDI504 Dual Inverting 4A Gate Driver Functional Block Diagram

Figure 3 - IXDN504 Dual 4A Non-Inverting Gate Driver Functional Block Diagram


* United States Patent 6,917,227

Absolute Maximum Ratings ⁽¹⁾

Parameter	Value
Supply Voltage	35 V
All Other Pins (Unless specified otherwise)	-0.3 V to $V_{CC} + 0.3V$
Junction Temperature	150 °C
Storage Temperature	-65 °C to 150 °C
Lead Temperature (10 Sec)	300 °C

Operating Ratings ⁽²⁾

Parameter	Value
Operating Supply Voltage	4.5V to 30V
Operating Temperature Range	-55 °C to 125 °C
Package Thermal Resistance*	
8-Pin PDIP (PI)	θ_{JA} (typ) 125 °C/W
8-Pin SOIC (SIA)	θ_{JA} (typ) 200 °C/W
6-Lead DFN (D1)	θ_{JA} (typ) 125-200 °C/W
6-Lead DFN (D1)	θ_{JC} (max) 2.1 °C/W
6-Lead DFN (D1)	θ_{JS} (typ) 6.4 °C/W

Electrical Characteristics @ $T_A = 25\text{ °C}$ ⁽³⁾

Unless otherwise noted, $4.5V \leq V_{CC} \leq 30V$.

All voltage measurements with respect to GND. IXD_504 configured as described in *Test Conditions*. All specifications are for one channel.

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
V_{IH}	High input voltage	$4.5V \leq V_{IN} \leq 18V$	3			V
V_{IL}	Low input voltage	$4.5V \leq V_{IN} \leq 18V$			0.8	V
V_{IN}	Input voltage range		-5		$V_{CC} + 0.3$	V
I_{IN}	Input current	$0V \leq V_{IN} \leq V_{CC}$	-10		10	μA
V_{OH}	High output voltage		$V_{CC} - 0.025$			V
V_{OL}	Low output voltage				0.025	V
R_{OH}	High state output resistance	$V_{CC} = 18V$ $I_{OUT} = 10mA$		1.5	2.5	Ω
R_{OL}	Low state output resistance	$V_{CC} = 18V$ $I_{OUT} = 10mA$		1.2	2	Ω
I_{PEAK}	Peak output current	$V_{CC} = 15V$		4		A
I_{DC}	Continuous output current	Limited by package dissipation			1	A
t_R	Rise time	$C_{LOAD} = 1000pF$ $V_{CC} = 18V$		9	16	ns
t_F	Fall time	$C_{LOAD} = 1000pF$ $V_{CC} = 18V$		8	14	ns
t_{ONDLy}	On-time propagation delay	$C_{LOAD} = 1000pF$ $V_{CC} = 18V$		19	40	ns
t_{OFFDLy}	Off-time propagation delay	$C_{LOAD} = 1000pF$ $V_{CC} = 18V$		18	35	ns
V_{CC}	Power supply voltage		4.5	18	30	V
I_{CC}	Power supply current	$V_{CC} = 18V, V_{IN} = 0V$ $V_{IN} = 3.5V$ $V_{IN} = V_{CC}$		0.25	10 3 10	μA mA mA

Electrical Characteristics @ temperatures over -55 °C to 125 °C ⁽³⁾

Unless otherwise noted, $4.5V \leq V_{CC} \leq 30V$, $T_j < 150^\circ C$

All voltage measurements with respect to GND. IXD_504 configured as described in *Test Conditions*. All specifications are for one channel.

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
V_{IH}	High input voltage	$4.5V \leq V_{CC} \leq 18V$	3			V
V_{IL}	Low input voltage	$4.5V \leq V_{CC} \leq 18V$			0.8	V
V_{IN}	Input voltage range		-5		$V_{CC} + 0.3$	V
I_{IN}	Input current	$0V \leq V_{IN} \leq V_{CC}$	-10		10	μA
V_{OH}	High output voltage		$V_{CC} - 0.025$			V
V_{OL}	Low output voltage				0.025	V
R_{OH}	High state output resistance	$V_{CC} = 18V$, $I_{OUT} = 10mA$			3	Ω
R_{OL}	Low state output resistance	$V_{CC} = 18V$, $I_{OUT} = 10mA$			2.5	Ω
I_{DC}	Continuous output current				1	A
t_R	Rise time	$C_{LOAD} = 1000pF$ $V_{CC} = 18V$			20	ns
t_F	Fall time	$C_{LOAD} = 1000pF$ $V_{CC} = 18V$			15	ns
t_{ONDLy}	On-time propagation delay	$C_{LOAD} = 1000pF$ $V_{CC} = 18V$			60	ns
t_{OFFDLy}	Off-time propagation delay	$C_{LOAD} = 1000pF$ $V_{CC} = 18V$			50	ns
V_{CC}	Power supply voltage		4.5	18	30	V
I_{CC}	Power supply current	$V_{CC} = 18V$, $V_{IN} = 0V$ $V_{IN} = 3.5V$ $V_{IN} = V_{CC}$			150 3 150	μA mA mA

Notes:

1. Operating the device beyond the parameters listed as "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.
2. The device is not intended to be operated outside of the Operating Ratings.
3. Electrical Characteristics provided are associated with the stated Test Conditions.
4. Typical values are presented in order to communicate how the device is expected to perform, but not necessarily to highlight any specific performance limits within which the device is guaranteed to function.

* The following notes are meant to define the conditions for the θ_{JA} , θ_{JC} and θ_{JS} values:


- 1) The θ_{JA} (typ) is defined as junction to ambient. The θ_{JA} of the standard single die 8-Lead PDIP and 8-Lead SOIC are dominated by the resistance of the package, and the IXD_5XX are typical. The values for these packages are natural convection values with vertical boards and the values would be lower with forced convection. For the 6-Lead DFN package, the θ_{JA} value supposes the DFN package is soldered on a PCB. The θ_{JA} (typ) is 200 °C/W with no special provisions on the PCB, but because the center pad provides a low thermal resistance to the die, it is easy to reduce the θ_{JA} by adding connected copper pads or traces on the PCB. These can reduce the θ_{JA} (typ) to 125 °C/W easily, and potentially even lower. The θ_{JA} for DFN on PCB without heatsink or thermal management will vary significantly with size, construction, layout, materials, etc. This typical range tells the user what he is likely to get if he does no thermal management.
- 2) θ_{JC} (max) is defined as junction to case, where case is the large pad on the back of the DFN package. The θ_{JC} values are generally not published for the PDIP and SOIC packages. The θ_{JC} for the DFN packages are important to show the low thermal resistance from junction to the die attach pad on the back of the DFN, -- and a guardband has been added to be safe.
- 3) The θ_{JS} (typ) is defined as junction to heatsink, where the DFN package is soldered to a thermal substrate that is mounted on a heatsink. The value must be typical because there are a variety of thermal substrates. This value was calculated based on easily available IMS in the U.S. or Europe, and not a premium Japanese IMS. A 4 mil dielectric with a thermal conductivity of 2.2W/mC was assumed. The result was given as typical, and indicates what a user would expect on a typical IMS substrate, and shows the potential low thermal resistance for the DFN package.

Pin Description

SYMBOL	FUNCTION	DESCRIPTION
IN A	A Channel Input	A channel input signal-TTL or CMOS compatible.
GND	Ground	The system ground pin. Internally connected to all circuitry, this pin provides ground reference for the entire device. This pin should be connected to a low noise analog ground plane for optimum performance.
IN B	B Channel Input	B channel input signal-TTL or CMOS compatible.
OUT B	B Channel Output	B channel driver output. For application purposes, this pin is connected via a resistor to the gate of a MOSFET/IGBT.
VCC	Supply Voltage	Positive power-supply voltage input. This pin provides power to the entire device. The range for this voltage is from 4.5V to 30V.
OUT A	A Channel Output	A channel driver output. For application purposes, this pin is connected via a resistor to the gate of a MOSFET/IGBT.


CAUTION: Follow proper ESD procedures when handling and assembling this component.

Pin Configurations



NOTE: Solder tabs on bottoms of DFN packages are grounded

Figure 4 - Characteristics Test Diagram



Typical Performance Characteristics

Fig. 5

Rise Times vs. Supply Voltage




Fig. 6

Fall Times vs. Supply Voltage




Fig. 7

Rise / Fall Time vs. Temperature

$V_{SUPPLY} = 15V$ $C_{LOAD} = 1000pF$




Fig. 8

Rise Time vs. Capacitive Load




Fig. 9

Fall Time vs. Capacitive Load




Fig. 10

Input Threshold Levels vs. Supply Voltage




Fig. 11 Input Threshold Levels vs. Temperature
 $V_{SUPPLY} = 15V$




Fig. 12 Propagation Delay vs. Supply Voltage
Rising Input, $C_{LOAD} = 1000pF$




Fig. 13 Propagation Delay vs. Supply Voltage
Falling Input, $C_{LOAD} = 1000pF$




Fig. 14 Propagation Delay vs. Temperature
 $V_{SUPPLY} = 15V$ $C_{LOAD} = 1000pF$




Fig. 15 Quiescent Current vs. Supply Voltage
 $V_{IN} = 0V$




Fig. 16 Quiescent Current vs. Temperature
 $V_{SUPPLY} = 15V$




Fig. 17

Supply Current vs. Capacitive Load

$$V_{\text{SUPPLY}} = 5\text{V}$$




Fig. 18

Supply Current vs. Frequency

$$V_{\text{SUPPLY}} = 5\text{V}$$




Fig. 19

Supply Current vs. Capacitive Load

$$V_{\text{SUPPLY}} = 15\text{V}$$




Fig. 20

Supply Current vs. Frequency

$$V_{\text{SUPPLY}} = 15\text{V}$$




Fig. 21

Supply Current vs. Capacitive Load

$$V_{\text{SUPPLY}} = 30\text{V}$$




Fig. 22

Supply Current vs. Frequency

$$V_{\text{SUPPLY}} = 30\text{V}$$




Fig. 23 Output Source Current vs. Supply Voltage




Fig. 24 Output Sink Current vs. Supply Voltage





Fig. 25 Output Source Current vs. Temperature
 $V_{\text{SUPPLY}} = 15\text{V}$

Fig. 26 Output Sink Current vs. Temperature
 $V_{\text{SUPPLY}} = 15\text{V}$


Fig. 27 High State Output Resistance vs. Supply Voltage





Fig. 28 Low State Output Resistance vs. Supply Voltage



Supply Bypassing, Grounding Practices And Output Lead inductance

When designing a circuit to drive a high speed MOSFET utilizing the IXD_504, it is very important to observe certain design criteria in order to optimize performance of the driver. Particular attention needs to be paid to **Supply Bypassing**, **Grounding**, and minimizing the **Output Lead Inductance**.

Say, for example, we are using the IXD_504 to charge a 2500pF capacitive load from 0 to 25 volts in 25ns.

Using the formula: $I_c = C (\Delta V / \Delta t)$, where $\Delta V = 25V$ $C = 2500pF$ & $\Delta t = 25ns$, we can determine that to charge 2500pF to 25 volts in 25ns will take a constant current of 2.5A. (In reality, the charging current won't be constant and will peak somewhere around 4A).

SUPPLYBYPASSING

In order for our design to turn the load on properly, the IXD_504 must be able to draw this 2.5A of current from the power supply in the 25ns. This means that there must be very low impedance between the driver and the power supply. The most common method of achieving this low impedance is to bypass the power supply at the driver with a capacitance value that is an order of magnitude larger than the load capacitance. Usually, this would be achieved by placing two different types of bypassing capacitors, with complementary impedance curves, very close to the driver itself. (These capacitors should be carefully selected and should have low inductance, low resistance and high-pulse current-service ratings). Lead lengths may radiate at high frequency due to inductance, so care should be taken to keep the lengths of the leads between these bypass capacitors and the IXD_504 to an absolute minimum.


GROUNDING

In order for the design to turn the load off properly, the IXD_504 must be able to drain this 2.5A of current into an adequate grounding system. There are three paths for returning current that need to be considered: Path #1 is between the IXD_504 and its load. Path #2 is between the IXD_504 and its power supply. Path #3 is between the IXD_504 and whatever logic is driving it. All three of these paths should be as low in resistance and inductance as possible, and thus as short as practical. In addition, every effort should be made to keep these three ground paths distinctly separate. Otherwise, the returning ground current from the load may develop a voltage that would have a detrimental effect on the logic line driving the IXD_504.

OUTPUTLEADINDUCTANCE

Of equal importance to Supply Bypassing and Grounding are issues related to the Output Lead Inductance. Every effort should be made to keep the leads between the driver and its load as short and wide as possible. If the driver must be placed farther than 0.2" (5mm) from the load, then the output leads should be treated as transmission lines. In this case, a twisted-pair should be considered, and the return line of each twisted pair should be placed as close as possible to the ground pin of the driver, and connected directly to the ground terminal of the load.

REV	DATE	ECN NO	DESCRIPTION	APR




SYM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.140	.180	3.56	4.57
A1	.015	.040	0.38	1.02
A2	.125	.145	3.18	3.68
b	.015	.020	0.38	0.51
b2	.055	.065	1.40	1.65
b3	.035	.045	0.89	1.14
c	.009	.012	0.23	0.30
c355	.040	.043	9.92	10.16
D	.010	.040	0.25	1.02
E	.300	.325	7.62	8.26
E1	.240	.270	6.10	6.86
e	.100 BSC		2.54 BSC	
eA	.300 BSC		7.62 BSC	
eB	.300	.430	7.62	10.92
L	.120	.140	3.05	3.56


NOTE: THIS DRAWING MEETS ALL REQUIREMENT OF JEDEC OUTLINES
MS-001 BA.

 IXYS Corp 3540 Roswell St. Santa Clara, CA 95054	TOLERANCE Unless Otherwise Specified .010 = +.025, .000 = +.005 .010 = +.011 ANGLE = +.45	DATE: 8/18/94 DWG: K. R. Choi UNIT: INCH (MM) SCALE: 4X	TITLE CASE OUTLINE OF 8 LEAD 0.3"W P-DIP	DRAWING NO. CO 0035	REV 0

REV	DATE	ECN NO	DESCRIPTION	APR
A	3/8/2		Added bottom heating dimension.	K. R. Choi




SYM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.053	.069	1.35	1.75
A1	.004	.010	0.10	0.25
B	.013	.020	0.33	0.51
C	.008	.010	0.19	0.25
D	.189	.197	4.80	5.00
E	.150	.157	3.80	4.00
e	.050 BSC		1.27 BSC	
H	.228	.244	5.80	6.20
h	.010	.020	0.25	0.50
L	.016	.050	0.40	1.27
M	.135	.155	3.43	3.94
N	.095	.115	2.41	2.92
Ø	Ø	Ø	Ø	Ø



NOTE: This drawing will meet all dimensions requirement of JEDEC MS-012 AA.

 IXYS Corp 3540 Russell St. Santa Clara, CA 95054	TOLERANCE Unless Otherwise Specified .000 = +.005, .0000 = +.005 .000 = +.010 ANGLE = +.45	DATE: 1/24/95 UNIT: INCH (DIM) SCALE: 5X	DRAWN: K. R. Choi APP: APP:	TITLE CASE OUTLINE SOP-8 (.150"W)	DRAWING NO CO 0044	REV A

REV	DATE	ECN NO	DESCRIPTION	APPROVAL
A	5/3/06		Changed thickness from max 0.030(0.75) to max 0.035(0.90).	K. P. Choi



NYS Corporation 1541 SHERBURN SANTA CLARA, CA 95054-7474 TEL: 408.255.0100 FAX: 408.255.0101	TOLERANCE UNLESS OTHERWISE SPECIFIED FRACTIONAL DECIMAL INCHES	SIZE 42006 UNIT inch mm FIN 12.5	QTY 1,200 APP	DATE	REV	CASE OUTLINE 6 LEAD DFN (4 X 5 MM) (PbFREE CHIP)	DWG NO CO 0215 REV A
	DATE	APP	DATE	REV	DATE	REV	

IXYS Corporation
3540 Bassett St; Santa Clara, CA 95054
Tel: 408-982-0700; Fax: 408-496-0670
e-mail: sales@ixys.net
www.ixys.com

IXYS Semiconductor GmbH
Edisonstrasse 15 ; D-68623; Lampertheim
Tel: +49-6206-503-0; Fax: +49-6206-503627
e-mail: marcom@ixys.de