# High Voltage High and Low Side Driver

The NCP5181 is a High Voltage Power MOSFET Driver providing two outputs for direct drive of 2 N-channel power MOSFETs arranged in a half-bridge (or any other high-side + low-side) configuration.

It uses the bootstrap technique to insure a proper drive of the High-side power switch. The driver works with 2 independent inputs to accommodate any topology (including half-bridge, asymmetrical half-bridge, active clamp and full-bridge...).

#### **Features**

- High Voltage Range: up to 600 V
- dV/dt Immunity ±50 V/nsec
- Gate Drive Supply Range from 10 V to 20 V
- High and Low DRV Outputs
- Output Source / Sink Current Capability 1.4 A / 2.2 A
- 3.3 V and 5 V Input Logic Compatible
- Up to V<sub>CC</sub> Swing on Input Pins
- Matched Propagation Delays between Both Channels
- Outputs in Phase with the Inputs
- Independent Logic Inputs to Accommodate All Topologies
- Under V<sub>CC</sub> LockOut (UVLO) for Both Channels
- Pin to Pin Compatible with IR2181(S)
- These are Pb-Free Devices

#### **Applications**

- High Power Energy Management
- Half-bridge Power Converters
- Any Complementary Drive Converters (asymmetrical half-bridge, active clamp)
- Full-bridge Converters
- Bridge Inverters for UPS Systems


#### **PIN ASSIGNMENT**

PIN	FUNCTION			
IN_HI	Logic Input for High Side Driver Output In Phase			
IN_LO	Logic Input for Low Side Driver Output In Phase			
GND	Ground			
DRV_LO	Low Side Gate Drive Output			
V <sub>CC</sub>	Low Side and Main Power Supply			
V <sub>BOOT</sub>	Bootstrap Power Supply			
DRV_HI High Side Gate Drive Output				
BRIDGE	Bootstrap Return or High Side Floating Supply Return			



# ON Semiconductor®

#### http://onsemi.com







SOIC-8 D SUFFIX CASE 751 PDIP-8 P SUFFIX CASE 626

#### **MARKING DIAGRAMS**





#### NCP5181P,

5181 = Specific Device Code A = Assembly Location

L = Wafer Lot Y, YY = Year W, WW = Work Week G or ■ = Pb-Free Package

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NCP5181PG	PDIP-8 (Pb-Free)	50 Units/Tube
NCP5181DR2G	SOIC-8 (Pb-Free)	2.500/Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.




Figure 1. Typical Application




Figure 2. Detailed Block Diagram

### **MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Main Power Supply Voltage	V <sub>CC</sub>	-0.3 to 20	V
VHV: High Voltage BOOT Pin	V <sub>BOOT</sub>	-1 to 620	V
VHV: High Voltage BRIDGE Pin	$V_{BRIDGE}$	–1 to 600	V
VHV: Floating Supply Voltage	V <sub>BOOT</sub> – V <sub>BRIDGE</sub>	0 to 20	V
VHV: High Side Output Voltage	V <sub>DRV_HI</sub>	V <sub>BRIDGE</sub> -0.3 to V <sub>BOOT</sub> +0.3	V
Low Side Output Voltage	V <sub>DRV_LO</sub>	-0.3 to V <sub>CC</sub> +0.3	V
Allowable Output Slew Rate	dV <sub>BRIDGE</sub> /d <sub>t</sub>	50	V/ns
Inputs IN_HI, IN_LO	V <sub>IN_XX</sub>	-1.0 to V <sub>CC</sub> +0.3	V
ESD Capability: Human Body Model (All Pins Except Pins 6–7–8) Machine Model (All Pins Except Pins 6–7–8)		2.0 200	kV V
Latchup Capability per Jedec JESD78			
Power Dissipation and Thermal Characteristics PDIP8: Thermal Resistance, Junction-to-Air SO-8: Thermal Resistance, Junction-to-Air	R <sub>θ</sub> JA R <sub>θ</sub> JA	100 178	°C/W
Maximum Operating Junction Temperature	$T_{J\_max}$	+150	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

 $\textbf{ELECTRICAL CHARACTERISTICS} \ (V_{CC} = V_{boot} = 15 \ \text{V}, \ V_{gnd} = V_{bridge}, \ -40^{\circ}\text{C} < T_{A} < 125^{\circ}\text{C}, \ \text{Outputs loaded with 1 nF)}$ 

Rating	Symbol	T <sub>A</sub> -40°C to 125°C			Units
OUTPUT SECTION					
		Min	Тур	Max	
Output High Short Circuit pulsed Current $V_{DRV}$ = 0 V, PW $\leq$ 10 $\mu$ s, (Note 1)	I <sub>DRVhigh</sub>	-	1.4	-	А
Output Low Short Circuit Pulsed Current V <sub>DRV</sub> = V <sub>CC</sub> , PW ≤ 10 µs, (Note 1)	I <sub>DRVIow</sub>	-	2.2	-	А
Output Resistor (Typical Value @ 25°C Only) Source	R <sub>OH</sub>	-	5	12	Ω
Output Resistor (Typical Value @ 25°C Only) Sink	R <sub>OL</sub>	-	2	8	Ω
DYNAMIC OUTPUT SECTION			•	•	•
Rating	Symbol	Min	Тур	Max	Units
Turn-on Propagation Delay (V <sub>bridge</sub> = 0 V)	t <sub>ON</sub>	_	100	170	ns
Turn-off Propagation Delay (V <sub>bridge</sub> = 0 V or 50 V) (Note 2)	toff	_	100	170	ns
Output Voltage Risetime (from 10% to 90% @ V <sub>CC</sub> = 15 V) with 1 nF Load	t <sub>r</sub>	-	40	60	ns
Output Voltage Falling Edge (from 90% to 10% @ V <sub>CC</sub> = 15 V) with 1 nF Load	t <sub>f</sub>	-	20	40	ns
Propagation Delay Matching between the High Side and the Low Side @ 25°C (Note 3)	$\Delta_{t}$	-	20	35	ns
Minimum Input Pulse Width that Changes the Output	t <sub>PW</sub>	_	-	100	ns
INPUT SECTION					
Low Level Input Voltage Threshold	V <sub>IN</sub>	-	-	0.8	V
Input Pulldown Resistor (V <sub>IN</sub> < 0.5 V)	R <sub>IN</sub>	_	200	-	kΩ
High Level Input Voltage Threshold	V <sub>IN</sub>	2.3	-	-	٧
SUPPLY SECTION					
V <sub>CC</sub> UV Startup Voltage Threshold	V <sub>CC_stup</sub>	7.9	8.9	9.8	V
V <sub>CC</sub> UV Shutdown Voltage Threshold	V <sub>CC_shtdwn</sub>	7.3	8.2	9.0	٧
Hysteresis on V <sub>CC</sub>	V <sub>CC_hyst</sub>	0.3	0.7	-	V
V <sub>boot</sub> Startup Voltage Threshold Reference to Bridge Pin (V <sub>boot_stup</sub> = V <sub>boot</sub> - V <sub>bridge</sub> )	V <sub>boot_stup</sub>	7.9	8.9	9.8	V
V <sub>boot</sub> UV Shutdown Voltage Threshold	V <sub>boot_shtdwn</sub>	7.3	8.2	9.0	V
Hysteresis on V <sub>boot</sub>	V <sub>boot_shtdwn</sub>	0.3	0.7	-	V
Leakage Current on High Voltage Pins to GND (V <sub>BOOT</sub> = V <sub>BRIDGE</sub> = DRV_HI = 600 V)	I <sub>HV_LEAK</sub>	-	0.5	40	μΑ
Consumption in Active Mode (V <sub>CC</sub> = V <sub>boot</sub> , f <sub>sw</sub> = 100 kHz and 1 nF Load on Both Driver Outputs)	I <sub>CC1</sub>	-	4.5	6.5	mA
Consumption in Inhibition Mode (V <sub>CC</sub> = V <sub>boot</sub> )	I <sub>CC2</sub>	-	250	400	μΑ
V <sub>CC</sub> Current Consumption in Inhibition Mode	I <sub>CC3</sub>	-	215	-	μΑ
V <sub>boot</sub> Current Consumption in Inhibition Mode	I <sub>CC4</sub>	-	35	-	μΑ

<sup>\*</sup>Note: see also characterization curves

Guaranteed by design.
 Turn-off propagation delay @ V<sub>bridge</sub> = 600 V is guaranteed by design.
 See characterization curve for Δ<sub>t</sub> parameters variation on the full range temperature.
 Timing diagram definition see Figures 4, 5 and 6.




Figure 3. Input/Output Timing Diagram




Figure 4. Switching Time Waveform Definitions




Figure 5. Delay Matching Waveforms Definition




Figure 6. Other Delay Matching Waveforms Definition




Figure 7. Turn-on Propagation Delay vs.
Temperature




Figure 8. Turn-on Propagation Delay vs. V<sub>CC</sub> Voltage (V<sub>CC</sub> = V<sub>boot</sub>)




Figure 9. Turn-off Propagation Delay vs.
Temperature




Figure 10. Turn-off Propagation Delay vs.  $V_{CC}$ Voltage ( $V_{CC} = V_{boot}$ )




Figure 11. High Side Turn-on Propagation Delay vs. V<sub>BRIDGE</sub> Voltage




Figure 12. High Side Turn-off Propagation Delay vs. V<sub>BRIDGE</sub> Voltage




Figure 13. Turn-on Rise Time vs. Temperature




Figure 14. Turn-on Rise Time vs.  $V_{CC}$  Voltage  $(V_{CC} = V_{boot})$ 




Figure 15. Turn-off Fall Time vs. Temperature




Figure 16. Turn-off Fall Time vs.  $V_{CC}$  Voltage  $(V_{CC} = V_{boot})$ 






Figure 17. Propagation Delay Matching Between High Side and Low Side Driver






100 (PI) 80 80 80 60 10 12 14 16 18 20 BOOTSTRAP SUPPLY VOLTAGE (V)

Figure 24. High Side Supply Current vs. Temperature

Figure 25. High Side Supply Current vs. Bootstrap Supply Voltage







Figure 26. V<sub>CC</sub> Supply Current vs. Temperature

Figure 27. V<sub>CC</sub> Supply Current vs. V<sub>CC</sub> Supply Voltage






Figure 28. UVLO Start Up Voltage vs. Temperature

Figure 29. UVLO Shut Down Voltage vs. Bootstrap Supply Voltage




Figure 30. ICC1 Consumption vs. Switching Frequency with 15 nC Load on Each Driver




Figure 31. ICC1 Consumption vs. Switching Frequency with 33 nC Load on Each Driver




Figure 32. ICC1 Consumption vs. Switching Frequency with 50 nC Load on Each Driver






Figure 33. ICC1 Consumption vs. Switching Frequency with 100 nC Load on Each Driver

#### PACKAGE DIMENSIONS


#### **8 LEAD PDIP**

CASE 626-05 **ISSUE N** 





END VIEW
WITH LEADS CONSTRAINED NOTE 5



- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
  2. CONTROLLING DIMENSION: INCHES.
  3. DIMENSIONS A, A1 AND L ARE MEASURED WITH THE PACKAGE SEATED IN JEDEC SEATING PLANE GAUGE GS-3.
  4. DIMENSIONS D, D1 AND E1 DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS ARE NOT TO EXCEED 0.10 INCH.
- NOT TO EXCEED 0.10 INCH.

  5. DIMENSION E IS MEASURED AT A POINT 0.015 BELOW DATUM PLANE H WITH THE LEADS CONSTRAINED PERPENDICULAR TO DATUM C.

  6. DIMENSION E3 IS MEASURED AT THE LEAD TIPS WITH THE LEADS UNCONSTRAINED.


  7. DATUM PLANE H IS COINCIDENT WITH THE BOTTOM OF THE LEADS, WHERE THE LEADS EXIT THE BODY.

  8. PACKAGE CONTOUR IS OPTIONAL (ROUNDED OR SQUARE CORNERS).

	INCHES		MILLIM	ETERS
DIM	MIN	MAX	MIN	MAX
Α		0.210		5.33
A1	0.015		0.38	-
A2	0.115	0.195	2.92	4.95
b	0.014	0.022	0.35	0.56
b2	0.060 TYP		1.52 TYP	
С	0.008	0.014	0.20	0.36
D	0.355	0.400	9.02	10.16
D1	0.005		0.13	
E	0.300	0.325	7.62	8.26
E1	0.240	0.280	6.10	7.11
е	0.100 BSC		2.54 BSC	
eB		0.430		10.92
L	0.115	0.150	2.92	3.81
M		10°		10°

#### PACKAGE DIMENSIONS

#### SOIC-8 NB CASE 751-07 **ISSUE AK**




#### NOTES

- DIMENSIONING AND TOLERANCING PER
- ANSI Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETER.
- DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION. MAXIMUM MOLD PROTRUSION 0.15 (0.006)
- PER SIDE
- DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION. 751–01 THRU 751–06 ARE OBSOLETE. NEW
- STANDARD IS 751-07.

	MILLIMETERS		S INCHES	
DIM	MIN	MAX	MIN	MAX
Α	4.80	5.00	0.189	0.197
В	3.80	4.00	0.150	0.157
С	1.35	1.75	0.053	0.069
D	0.33	0.51	0.013	0.020
G	1.27 BSC		0.050 BSC	
Н	0.10	0.25	0.004	0.010
J	0.19	0.25	0.007	0.010
K	0.40	1.27	0.016	0.050
М	0 °	8 °	0 °	8 °
N	0.25	0.50	0.010	0.020
S	5.80	6.20	0.228	0.244





mm\_ SCALE 6:1

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking, ited. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

Phone: 81-3-5817-1050

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative