

# Interface for data acquisition and control (for multi-standard teletext systems)

**SAA5250**

## GENERAL DESCRIPTION

The SAA5250 is a CMOS Interface for Data Acquisition and Control (CIDAC) designed for use in conjunction with the Video Input Processor (SAA5230) in a multi-standard teletext decoder. The device retrieves data from a user selected channel (channel demultiplexer), as well as providing control signals and consecutive addressing space necessary to drive a 2 K bytes buffer memory.

The system operates in accordance with the following transmission standards:

- French Didon Antiope specification D2 A4-2 (DIDON)
- North American Broadcast Teletext specification (NABTS)
- U.K. teletext (CEEFAX)

## Features

- 7,5 MHz maximum conversion rate
- Three prefixes; DIDON, NABTS and U.K. teletext (CEEFAX)
- Mode without prefix
- Internal calculation of the validation (VAL) and colour burst blanking (CBB) signals, if programmed
- Programmable framing code and channel numbers
- Error parity calculation or not (odd parity)
- Hamming processing of the prefix byte
- Full channel or VBI reception
- Slow/fast mode (detection of page flags or not)
- Maximum/default format up to 63 bytes
- Addressing space of 2 K bytes of the static memory
- Multiplexed address/data information is compatible with Motorola or Intel microcontrollers
- CIDAC is 'MOTEL' compatible

## PACKAGE OUTLINES

SAA5250P: 40-lead DIL; plastic (SOT-129).

SAA5250T: 40-lead mini-pack; plastic (VSO-40; SOT-158A).

9397 134 70142

# Interface for data acquisition and control (for multi-standard teletext systems)

SAA5250





Fig. 1 Block diagram.

**Interface for data acquisition and control  
(for multi-standard teletext systems)**

SAA5250



**Fig. 2 Pinning diagram.**

# Interface for data acquisition and control (for multi-standard teletext systems)

SAA5250

## PINNING FUNCTION

mnemonic	pin no.	function
A10 and A0 to A9	1 and 30 to 39	Memory address outputs used by CIDAC to address a 2 K byte buffer memory
VAL OUT	2	Validation output signal used to control the location of the window for the framing code
VAL IN/SYNC	3	Validation input signal (line signal) used to give or calculate a window for the framing code detection
CBB	4	Colour burst blanking output signal used by the SAA5230 as a data slicer reset pulse
DCK	5	Data clock input, in synchronization with the serial data signal
SD	6	Serial data input, arriving from the demodulator
MS	7	Chip enable output signal for buffer memory selection
WE	8	Write command output for the buffer memory
DB7 to DB0	9 to 16	8-bit three state input/output data/address bus used to transfer commands, data and status between the CIDAC registers and the CPU
ALE	17	Demultiplexing input signal for the CPU data bus
CE	18	Chip enable input for the SAA5250
WR	19	Write command input (when LOW)
VSS	20	ground
RD	21	Read command input (when LOW)
DO to D7	22 to 29	8-bit three state input/output data bus used to transfer data between CIDAC and the buffer memory
VDD	40	+5 V power supply

# Interface for data acquisition and control (for multi-standard teletext systems)

SAA5250

## FUNCTIONAL DESCRIPTION

### Microcontroller interface

The microcontroller interface communicates with the CPU via the handshake signals DB7 – DB0, ALE, CS,  $\overline{RD}$ ,  $\overline{WR}$ . The microcontroller interface produces control commands as well as programming the registers to write their contents or read incoming status/data information from the buffer memory. The details of the codes used to address the registers are given in Table 2.

The CIDAC is 'MOTEL' compatible (MOTEL compatible means it is compatible with standard Motorola or Intel microcontrollers). It automatically recognizes the microcontroller type (such as the 6801 or 8501) by using the ALE signal to latch the state of the  $\overline{RD}$  input. No external logic is required.

Table 1 Recognition signals

CIDAC	8049/8051 timing 1	6801/6805 timing 2
ALE $\overline{RD}$ WR	ALE $\overline{RD}$ WR	AS DS, E, $\Phi$ 2 R/W

DEVELOPMENT DATA

Table 2 CIDAC register addressing

codes						function
R	W	CS	DB2	DB1	DB0	
1	0	0	0	0	0	write register R0
1	0	0	0	0	1	write register R1
1	0	0	0	1	0	write register R2
1	0	0	0	1	1	write register R3
1	0	0	1	0	0	write register R4
1	0	0	1	0	1	write register R5
1	0	0	1	1	0	write command register R6 (initialization command)
1	0	0	1	1	1	write register R7
0	1	0	0	0	0	read status
0	1	0	0	0	1	read data register
0	1	0	0	1	0	test (not used)
0	1	0	0	1	1	test (not used)

## Interface for data acquisition and control (for multi-standard teletext systems)

SAA5250

### Register organization

### *RO register*

**Table 3** R0 Register contents

R04 slow/fast mode	R03 parity	R02 to R00 used prefixes
0 = slow mode 1 = fast mode	0 = no parity control 1 = odd parity	000 = DIDON long 001 = DIDON medium 010 = DIDON short 011 = not used 100 = U.K. teletext 101 = NABTS 110   without prefix 111




Fig. 3 Five prefixes.

All of the bytes (see Fig. 3) are Hamming protected. The hatched bytes are always stored in the memory in order to be processed by the CPU (see section 'Prefix processing'). In the mode without prefix all of the bytes which follow the framing code are stored in the memory until the end of the data packet, the format is then determined by the contents of the R3 register.

If R03 = 0; no parity control is carried out and the 8-bits of the incoming data bytes are stored in the fifo memory.

If R03 = 1; the 8th bit of the bytes following the prefix (data bytes) represents the result of the odd parity control.

If R04 = 0; the device operates in the slow mode. The CIDAC retrieves data from the user selected magazine (see section 'R1 and R2') and without searching for a start to a page stores the data into the FIFO memory.

# Interface for data acquisition and control (for multi-standard teletext systems)

SAA5250

If R04 = 1; the device operates in the fast mode. Prior to writing into the FIFO memory, the CIDAC searches for a start to a page which is variable due to the different prefixes:

- DIDON (long, medium and short): using the redundant bytes, SOH RS, X RS and SOH X (where X is a bit affected by a parity error)
- NABTS, the least significant bit of the PS byte is set to 1
- U.K. teletext, ROW = 0

## *R1 register*

**Table 4 R1 Register contents**

R17 VAL IN/SYNC	R16 to R14 format table	R13 to R10 channel numbers (first digit)
1 = VAL 0 = SYNC	000 = list 1 001 = list 2 010 = list 3 011 = list 4 1XX = maximum/default value used (R3)	first digit hexadecimal value

### Note

X = don't care

If VAL IN/SYNC = 1; the line signal immediately produces a validation signal for the framing code detection.

If VAL OUT = 0; the line signal is used as a starting signal for an internally processed validation signal (see Fig. 15). The framing code window width is fixed at 13 clock periods and the delay is determined by the contents of the R5 register (R56 to R50).

At any moment the user is able to ensure that the framing code window is correctly located. This is accomplished by the VAL OUT pin reflecting the internal validation signal. A CBB signal with programmable width (see section 'R7 register') can also be generated, this is used as a data slicer reset pulse by the SAA5230. The line signal is used as the starting point of the internal CBB signal width fixed by the contents of the R7 register.

If R16 = 0; then bits R15 and R14 provide the format table number using DIDON long and short prefixes (see Table 6).

If R16 = 1; then the format is determined by the contents of the R3 register.

The bits R13 to R10 represent the first channel number to be checked in the prefix. In U.K. teletext mode only 3 bits are required, so R13 = X.

# Interface for data acquisition and control (for multi-standard teletext systems)

SAA5250

**Table 5 Format table**

format byte B8, B6, B4 and B2	list 1	list 2	list 3	list 4
0000	0	0	0	0
0001	1	1	1	1
0010	2	2	2	2
0011	3	3	3	3
0100	4	5	6	7
0101	8	9	10	11
0110	12	13	14	15
0111	16	17	18	19
1000	20	21	22	23
1001	24	25	26	27
1010	28	29	30	31
1011	32	33	34	35
1100	36	37	38	39
1101	40	41	42	43
1110	44	45	46	47
1111	48	49	50	51

**Note**

B8 = MSB and B2 = LSB.

**R2 register****Table 6 R2 Register contents**

R27 to R24	R23 to R20
channel number, third digit	channel number, second digit
(hexadecimal value, third digit)	(hexadecimal value, second digit)

**Note**

R27 and R23 = MSB and R24 and R20 = LSB

The R2 register provides the other two parts of the channel number (depending on the prefix) that require checking.

# Interface for data acquisition and control (for multi-standard teletext systems)

SAA5250

*R3 register*

Table 7 R3 register contents

R35 to R30 6-bit format maximum/default value	
000000	= 0
000001	= 1
-	
-	
-	
111111	= 63

This 6-bit byte gives:

- In the DIDON long and short mode, a maximum format in case of corrupted transmission (multiple errors on the Hamming corrector)
- A possible 63-bit format for all types of prefix

*R4 register*

Table 8 R4 register contents

R47 to R40	
8-bit register used for storing the framing code value which will be compared with the third byte of each data line	

*R5 register*

Table 9 R5 register contents

R57 negative/positive	R56 to R50 synchronization delay
0 = negative edge for sync signal 1 = positive edge for sync signal	7-bit sync delay, giving a maximum delay of $(2^7 - 1) \times 10^6 \mu s/F$ (Hz)

**Note**

F = data clock acquisition frequency (DCK).

Using R57 it is possible to start the internal synchronization delay ( $t_{DVVAL}$ ) on the positive or negative edge.

# Interface for data acquisition and control (for multi-standard teletext systems)

SAA5250

## *R6 write command register*

This is a fictitious register. Only the address code (see Table 2) is required to reset the CIDAC. See Table 11 for the status of the FIFO memory on receipt of this command.

## *R7 register*

Table 10 R7 register contents

R75 to R70
6-bit register used to give a maximum colour burst blanking signal of: $(2^6 - 1) \times 10^6 \mu\text{s}/F (\text{Hz})$

### Note

F = data clock acquisition frequency.

## *Fifo status register (read R0 register)*

Table 11 Fifo register contents

DB2 to DBO		
DB2 = 1 memory empty	DB1 = 1, data not present in the read data register	DB0 = 0 memory not full

Once the relevant prefix and the right working modes have been given by the corresponding registers, a write command to the R6 register enables the CIDAC to accept and process serial data.

## Channel comparator

This is a four bit comparator which compares the three user hexadecimal defined values in R1 and R2 to the corresponding bytes of the prefix coming from the Hamming corrector. If the three bytes match, the internal process of the prefix continues. If they do not match the CIDAC returns to a wait state until the next broadcast data package is received.

## FIFO memory controller

The FIFO memory contains all the necessary functions required for the control of the 11-bit address memory (2 K byte). The functions contained in the FIFO memory are as follows:

- write address register (11-bits)
- read address register (11-bits)
- memory pointer (11-bits)
- address multiplexer (11-bits)
- write data register (8-bits)
- read data register (8-bits)
- data multiplexer
- control logic

The FIFO memory provides the memory interface with the following:

- 11-bit address bus (A10 to A0)
- 8-bit data bus (D7 to D0)
- two control signals, memory select (MS) and write enable (WE)

# Interface for data acquisition and control (for multi-standard teletext systems)

SAA5250

## Operation

The CIDAC uses the same clock signal for data acquisition and internal processing, this allows the CIDAC to have a write and a read cycle during each character period (see Fig. 13). The first half of the character period is a write cycle and the second half is a read cycle. Consequently, for an 8 MHz bit rate the maximum memory cycle time is 500 ns.

When the first data byte is written into the FIFO memory, thus transferred into the read register, the FIFO memory enters the status shown in Table 12.

**Table 12 FIFO status**

DB2 to DB0		
DB2 = 1 memory empty	DB1 = 0 data available	DB0 = 0 memory not full

When the FIFO memory is full two events occur:

- the write address register points to the next address after the last written address
- when new data is to be written, the memory select signal output ceases

## Memory interface

The memory interface contains all the buffers for the memory signals mentioned in the section 'FIFO memory controller'.

## Page detection

This part of the CIDAC contains a parallel register with logic which detects (only in fast mode) a start of a page or data group (see section 'R0 register').

## Hamming correction (see Tables 13 and 14)

The Hamming correction provides (see section 'Prefix processing'):

- hexadecimal value of the Hamming code
- accept/reject code signal
- parity information

# Interface for data acquisition and control (for multi-standard teletext systems)

SAA5250

Table 13 Hamming correction (coding)

Hexadecimal notation	B8	B7	B6	B5	B4	B3	B2	B1
0	0	0	0	1	0	1	0	1
1	0	0	0	0	0	0	1	0
2	0	1	0	0	1	0	0	1
3	0	1	0	1	1	1	1	0
4	0	1	1	0	0	1	0	0
5	0	1	1	1	0	0	1	1
6	0	0	1	1	1	0	0	0
7	0	0	1	0	1	1	1	1
8	1	1	0	1	0	0	0	0
9	1	1	0	0	0	1	1	1
A	1	0	0	0	1	1	0	0
B	1	0	0	1	1	0	1	1
C	1	0	1	0	0	0	0	1
D	1	0	1	1	0	1	1	0
E	1	1	1	1	1	1	0	1
F	1	1	1	0	1	0	1	0

## Note

$$B7 = B8 \oplus B6 \oplus B4$$

$$B5 = B6 \oplus B4 \oplus B2$$

$$B3 = B4 \oplus B2 \oplus B8$$

$$B1 = B2 \oplus B8 \oplus B6$$

$\oplus$  = exclusive OR gate function

B8, B6, B4 and B2 = data bits

B7, B5, B3 and B1 = redundancy bits

Table 14 Hamming correction (decoding)

A	B	C	D	interpretation	information
1	1	1	1	no error	accepted
0	0	1	0	error on B8	corrected
1	1	1	0	error on B7	accepted
0	1	0	0	error on B6	corrected
1	1	0	0	error on B5	accepted
1	0	0	0	error on B4	corrected
1	0	1	0	error on B3	accepted
0	0	0	0	error on B2	corrected
0	1	1	0	error on B1	accepted
A.B.C = 0			1	multiple errors	rejected

## Note

$$A = B8 \oplus B6 \oplus B2 \oplus B1$$

$$B = B8 \oplus B4 \oplus B3 \oplus B2$$

$$C = B6 \oplus B5 \oplus B4 \oplus B2$$

$$D = B8 \oplus B7 \oplus B6 \oplus B5 \oplus B4 \oplus B3 \oplus B2 \oplus B1$$

7110826 0076366 2T6

# Interface for data acquisition and control (for multi-standard teletext systems)

SAA5250

## Format processing

The format processing consists of two parts:

### *part 1*

A format transcoder produces a 6-bit code (up to 63) and uses the following as inputs:

- DIDON long and short prefixes;  
    hamming corrected code (4-bits)  
    accept/reject code condition  
    table number (see section 'R1 register', bits R15 and R14)
- Other prefixes (R16 = 1)
- 6-bit maximum/default format (see section 'R3 register')

### *part 2*

A format counter operating at the character clock frequency which receives the 6-bit code from the format transcoder and is used to check the data packet length following the prefix.

## Serial/parallel converter

The serial/parallel converter consists of three parts:

- An 8-bit shift register which receives the SD input and operates at the bit frequency (DCK).
- An 8-bit parallel register used for storage.
- A framing code detection circuit. This logic circuit compares the 8-bits of the R4 register with that of the serial register. If seven bits out of eight match (in coincidence with a validation window), it produces a start signal for a new teletext data line to the sequence controller.

## Clock generation

The clock generator does the following:

- acts as a buffer for the DCK clock
- generates the character clock

As soon as a framing code has been detected, a divide by 8 counter is initialized and the character clock is started. The clock drives the following:

- sequence controller
- parallel registers
- format counter

# Interface for data acquisition and control (for multi-standard teletext systems)

SAA5250

## Processing of VAL and CBB signals

The circuit has one input (VAL IN/SYNC) and two outputs (VAL OUT and CBB). The circuit consists of:

- 7-bit counter operating at DCK frequency which produces the framing code validation pulse delay
- 7-bit comparator which compares the contents of the R5 register (bits R56 to R50) to the bit counter
- a 6-bit counter operating at DCK frequency which produces the CBB pulse width
- 6-bit comparator which compares the contents of the R7 register (bits R75 to R70) to the bit counter
- control logic required to provide the start condition for the VAL signal and the CBB pulse width (on the negative or positive edge of the sync signal)

The CBB signal usefulness occurs when the associated video processor:

- has no sandcastle pulse to send back to the demodulator
- carries out the synchronization of the time base clock. In this event the CBB acts as a data slicer reset pulse

The VAL OUT is a control signal which reflects the internal framing code window.

## Prefix processing (see Table 21)

Figs 4 to 9 show the acquisition flow charts for each prefix type coded in the R0 register (bits R02 to R00).

As soon as an initialization command is received by the CIDAC, a write command to the R6 register (only the address is significant), is ready to receive data from a dedicated channel number and store the data in the FIFO memory (explained in the following paragraphs, each paragraph being dedicated to an individual type of prefix).

## DIDON long (see Fig. 4)

In this mode, the continuity index, format and data bytes are written into the FIFO memory. (In fast mode, information can be written into the FIFO memory only after a page detection.)

Table 15 Continuity index processing result

D7	D6	D5	D4	D3	D2	D1	D0
A/R	X	X	X	CI3	CI2	CI1	CI0

Table 16 Format processing result

D7	D6	D5	D4	D3	D2	D1	D0
A/R	X	F5	F4	F3	F2	F1	F0

## Note

A/R = 0, if rejected

A/R = 1, if accepted

X = don't care

# Interface for data acquisition and control (for multi-standard teletext systems)

SAA5250

## DIDON medium (see Fig. 5)

Only data bytes are written into the FIFO memory. (In fast mode, information can be written into the FIFO memory only after a page detection.)

## DIDON short (see Fig. 6)

In this mode, format and data bytes are written into the FIFO memory. (In fast mode, information can be written into the FIFO memory only after a page detection.)

**Table 17** Format processing result

D7	D6	D5	D4	D3	D2	D1	D0
A/R	X	F5	F4	F3	F2	F1	F0

## NABTS (see Fig. 7)

In this mode, the continuity index, packet structure and data bytes are written into the FIFO memory. (In fast mode, information can be written into the FIFO memory only after a page detection.)

**Table 18** Continuity index processing result

D7	D6	D5	D4	D3	D2	D1	D0
A/R	X	X	X	CI3	CI2	CI1	CI0

**Table 19** Packet structure processing result

D7	D6	D5	D4	D3	D2	D1	D0
A/R	X	X	X	PS3	PS2	PS1	PS0

## U.K. teletext (see Fig. 8)

In this mode, the magazine and row address group (two bytes) and data bytes are written into the FIFO memory. (In fast mode, information can be written into the FIFO memory only after a flag detection.)

**Table 20** Magazine and row address group processing results

D7	D6	D5	D4	D3	D2	D1	D0
A/R	X	X	RW4	RW3	RW2	RW1	RW0

## Without prefix

All the data following the framing code are stored in the FIFO memory.

# Interface for data acquisition and control (for multi-standard teletext systems)

SAA5250

**Table 21 Prefix processing**

prefixes	construction of prefixes	bytes stored in FIFO memory during slow mode	bytes stored in FIFO memory during fast mode
DIDON long	A1, A2, A3, CI, F and D	CI, F and D	CI*, F* and D*
DIDON medium	A1, A2 and D	D	D*
DIDON short	A1, F and D	F and D	F* and D*
NABTS	A1, A2, A3 CI, PS and D	CI, PS and D	CI*, PS* and D*
U.K. teletext	MRAG and D	MRAG and D	MRAG* and D*
without prefix		all bytes of the data packet following the framing code are written into the FIFO memory	

**Note**

\* = after page/flag detection

A1, A2, A3 are channel numbers

CI = continuity index

F = format

PS = packet structure

D = data

MRAG = magazine and row address group

## Interface for data acquisition and control (for multi-standard teletext systems)

SAA5250

## DEVELOPMENT DATA




Fig. 4 DIDON (long) acquisition flow chart.

# Interface for data acquisition and control (for multi-standard teletext systems)

SAA5250




Fig. 5 DIDON (medium) acquisition flow chart.

# Interface for data acquisition and control (for multi-standard teletext systems)

SAA5250

DEVELOPMENT DATA




Fig. 6 DIDON (short) acquisition flow chart.

# Interface for data acquisition and control (for multi-standard teletext systems)

SAA5250




Fig. 7 NABTS acquisition flow chart.

■ 7110826 0076374 372 ■

# Interface for data acquisition and control (for multi-standard teletext systems)

SAA5250

DEVELOPMENT DATA




Fig. 8 U.K. teletext acquisition flow chart.

7296684

## Interface for data acquisition and control (for multi-standard teletext systems)

SAA5250




Fig. 9 Without prefix acquisition chart.




Fig. 10 SD and DCK input circuitry.

# Interface for data acquisition and control (for multi-standard teletext systems)

SAA5250

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

parameter	conditions	symbol	min.	max.	unit
Supply voltage range		$V_{DD}$	-0,3	6,5	V
Input voltage range		$V_I$	-0,3	$V_{DD}+0,3$	V
Total power dissipation		$P_{tot}$	-	400	mW
Operating ambient temperature range		$T_{amb}$	0	70	°C
Storage temperature range		$T_{stg}$	-20	+125	°C

**D.C. CHARACTERISTICS (except SD and DCK)** $V_{DD} = 5 \text{ V} \pm 10\%$ ;  $V_{SS} = 0 \text{ V}$ ;  $T_{amb} = 0 \text{ to } 70 \text{ }^{\circ}\text{C}$ , unless otherwise specified

DEVELOPMENT DATA

parameter	conditions	symbol	min.	typ.	max.	unit
Supply voltage range		$V_{DD}$	4,5	5,0	5,5	V
Input voltage HIGH		$V_{IH}$	2	-	$V_{DD}$	V
Input voltage LOW		$V_{IL}$	-	-	0,8	V
Input leakage current		$I_I$	-	-	1,0	$\mu\text{A}$
Output voltage HIGH	$I_{load} = 1 \text{ mA}$	$V_{OH}$	$V_{DD}-0,4$	-	-	V
Output voltage LOW	$I_{load} = 4 \text{ mA}$ , at pins 9 to 16 and 22 to 29	$V_{OL}$	-	-	0,4	V
	$I_{load} = 1 \text{ mA}$ all other outputs	$V_{OL}$	-	-	0,4	V
Power dissipation		$P$	-	5	-	mW
Input capacitance		$C_I$	-	-	7,5	$\text{pF}$

# Interface for data acquisition and control (for multi-standard teletext systems)

SAA5250

**SD and DCK D.C. CHARACTERISTICS (see Fig. 10)** **$V_{DD} = 5 \text{ V}$ ;  $V_{SS} = 0 \text{ V}$ ;  $T_{amb} = 0 \text{ to } 70 \text{ }^{\circ}\text{C}$ , unless otherwise specified**

parameter	conditions	symbol	min.	typ.	max.	unit
<b>DCK</b>						
Input voltage range (peak-to-peak value)		$V_I(p-p)$	2,0	—	—	V
Input current	$V_I = 0 \text{ to } V_{DD}$	$I_I$	5	—	200	$\mu\text{A}$
Input capacitance		$C_I$	—	—	30	pF
External coupling capacitor		$C_{ext}$	10	—	—	nF
<b>SD</b>						
D.C. input voltage range HIGH	note 1	$V_{IH}$	2,0	—	—	V
D.C. input voltage range LOW	note 2	$V_{IL}$	—	—	0,8	V
A.C. input voltage (peak-to-peak value)		$V_I(p-p)$	2,0	—	—	V
Input leakage current	$V_I = 0 \text{ to } V_{DD}$	$I_I$	—	—	10	$\mu\text{A}$
Input capacitance		$C_I$	—	—	30	pF
External coupling capacitor		$C_{ext}$	10	—	—	nF

# Interface for data acquisition and control (for multi-standard teletext systems)

SAA5250

## A.C. CHARACTERISTICS

$V_{DD} = 5 \text{ V} \pm 10\%$ ; Reference levels for all inputs and outputs,  $V_{IH} = 2 \text{ V}$ ;  $V_{IL} = 0.8 \text{ V}$ ;  $V_{OH} = 2.4 \text{ V}$ ;  
 $V_{OL} = 0.4 \text{ V}$ ;  $C_L = 50 \text{ pF}$  on DB7 to DB0;  $T_{amb} = 0$  to  $70^\circ\text{C}$ , unless otherwise specified

## DEVELOPMENT DATA

parameter	conditions	symbol	min.	typ.	max.	unit
Microcontroller interface						
Cycle time	Figs 11 and 12	$t_{CY}$	400	—	—	ns
Address pulse width		$t_{LHLL}$	50	—	—	ns
$\overline{RD}$ HIGH or $\overline{WR}$ to ALE HIGH	Fig. 11	$t_{AHRD}$	0	—	—	ns
DS LOW to AS HIGH	Fig. 12	$t_{AHRD}$	0	—	—	ns
ALE LOW to $\overline{RD}$ LOW or $\overline{WR}$ LOW	Fig. 11	$t_{ALRD}$	30	—	—	ns
AS LOW to DS HIGH	Fig. 12	$t_{ALRD}$	30	—	—	ns
Write pulse width		$t_{WL}$	120	—	—	ns
Address and chip select set-up time		$t_{ASL}$	10	—	—	ns
Address and chip select hold time		$t_{AHL}$	20	—	—	ns
Read to data out period		$t_{RD}$	—	—	130	ns
Data hold after $\overline{RD}$		$t_{DR}$	10	—	100	ns
$R/W$ to DS set-up time	Fig. 12	$t_{RWS}$	40	—	—	ns
$R/W$ to DS hold time	Fig. 12	$t_{RWH}$	10	—	—	ns
Data set-up time	write cycle	$t_{DW}$	50	—	—	ns
Data hold time	write cycle	$t_{WD}$	10	—	—	ns
Read pulse width	note 3	$t_{RL}$	150 or $DCK + 50$	—	—	ns

# Interface for data acquisition and control (for multi-standard teletext systems)

SAA5250

parameter	conditions	symbol	min.	typ.	max.	unit
<b>Memory interface</b>						
WE LOW to DCK falling edge		t <sub>WEL</sub>	10	—	80	ns
WE HIGH to DCK falling edge		t <sub>WEH</sub>	10	—	80	ns
MS LOW to DCK rising edge		t <sub>MSL</sub>	10	—	80	ns
MS HIGH to DCK rising edge		t <sub>MSH</sub>	10	—	85	ns
Address output from DCK rising edge		t <sub>AV</sub>	10	—	120	ns
Data output from WE falling edge		t <sub>DWL</sub>	0	—	10	ns
Data hold from WE rising edge		t <sub>DWH</sub>	0	—	—	ns
Address set-up time to data	note 4	t <sub>AD</sub>	—	—	3 x DCK — 110	ns
WE pulse width	note 5	t <sub>WEW</sub>	3 x DCK	—	—	ns
MS pulse width	note 6	t <sub>MSW</sub>	2 x DCK	—	—	ns
<b>Demodulator interface</b> (see SD and DCK D.C. CHARACTERISTICS)	Fig. 14					
DCK LOW	conversion rate < 7,5 MHz	t <sub>DCKL</sub>	55	—	—	ns
DCK HIGH	conversion rate < 7,5 MHz	t <sub>DCKH</sub>	55	—	—	ns
Serial data set-up time		t <sub>SSD</sub>	0	—	—	ns
Serial data hold time		t <sub>HSD</sub>	30	—	—	ns
Validation signal set-up time		t <sub>SVALI</sub>	50	—	—	ns
Validation signal hold time		t <sub>HVALI</sub>	50	—	—	ns
<b>Other I/O signals</b>	Fig. 15					
User definable width as a multiple of DCK period		t <sub>WCBB</sub>	0	—	63	DCK
Validation signal width	note 7	t <sub>WVAL</sub>	X	12	X	DCK
User definable delay as a multiple of DCK period		t <sub>DVAL</sub>	0	—	127	DCK

7110826 0076380 676

# Interface for data acquisition and control (for multi-standard teletext systems)

SAA5250

**Notes to the characteristics**

1. Unless R7 = 00 the value given is unacceptable.
2. When CBI signal is maintained at 0 V (R7 = 00) and if SD input signal is correctly referenced to ground, no coupling capacitor is required.
3. DCK + 50 is the DCK period plus 50 ns.
4. 3 x DCK - 110 is 3 x DCK period - 110 ns.
5. 3 x DCK is 3 x DCK period.
6. 2 x DCK is 2 x DCK period.
7. X = irrelevant.

DEVELOPMENT DATA

# Interface for data acquisition and control (for multi-standard teletext systems)

SAA5250




Fig. 11 Timing diagram for microcontroller interface (Intel).

# Interface for data acquisition and control (for multi-standard teletext systems)

SAA5250




Fig. 12 Timing diagram for microcontroller interface (Motorola).

# Interface for data acquisition and control (for multi-standard teletext systems)

SAA5250




Fig. 13 Timing diagram for memory interface.

# Interface for data acquisition and control (for multi-standard teletext systems)

SAA5250




Fig. 14 Timing diagram for demodulator interface.

DEVELOPMENT DATA




Fig. 15 Timing diagram for all other I/O signals.